ASAM: Automatic architecture synthesis and application mapping

Microprocessors and Microsystems

Volumn 37, Issue 8 PARTC, 2013, Pages 1002-1019

  Jozwiak, Lech ^a   Lindwer, Menno ^b   Corvino, Rosilde ^a   Meloni, Paolo ^c   Micconi, Laura ^d   Madsen, Jan ^d   Diken, Erkan ^a   Gangadharan, Deepak ^d   Jordans, Roel ^a   Pomata, Sebastiano ^c   Pop, Paul ^d   Tuveri, Giuseppe ^c   Raffo, Luigi ^c   Notarangelo, Giuseppe ^e  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF CAGLIARI   (Italy)

^d TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

^e STMICROELECTRONICS   (Italy)

Author keywords

Architecture synthesis; Customizable ASIPs; Embedded systems; Heterogeneous multi processor system on chip (MPSoC); MPSoC and ASIP design automation

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; MAPPING; MULTIPROCESSING SYSTEMS; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS;

APPLICATION MAPPING; APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; ARCHITECTURE SYNTHESIS; CUSTOMIZABLE; DESIGN AUTOMATIONS; EUROPEAN PROJECT; MASSIVELY PARALLELS; MULTI PROCESSOR SYSTEM ON CHIPS;

INTEGRATED CIRCUIT DESIGN;

EID: 84888286554     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2013.08.006     Document Type: Article

References (45)

1. L. Jozwiak Quality-driven design in the system-on-a-chip era: why and how? Journal of Systems Architecture 47 3-4 2001 201 224
2. L. Jóźwiak, N. Nedjah, and M. Figueroa Modern development methods and tools for embedded reconfigurable systems: a survey Integration, the VLSI Journal 43 1 2010 1 33 Jan
3. Target, Target Compiler Technology. < http://www.retarget.com >.
4. CoWare and Synopsys, CoWare Processor Design. < http://www.synopsys. com/Systems/BlockDesign/ProcessorDev/Pages/default.aspx >.
5. University of California Irvine, EXPRESSION. < http://www.ics.uci.edu/ ~express/ >.
6. ARC-Inc. and Synopsys, ARC Configurable Cores. < http://www.synopsys. com/IP/ProcessorIP/Pages/default.aspx >.
7. Tensilica, Tensilica - Xtensa Customizable Processors. < http://www.tensilica.com/products/xtensa-customizable >.
8. O. Schliebusch, H. Meyr, and R. Leupers Optimized ASIP Synthesis from Architecture Description Language Models 2010 Springer 207
9. R. Leupers, and P. Marwedel Retargetable Compiler Technology for Embedded Systems - Tools and Applications 2001 Springer 175
10. L. Jozwiak, and S. Ong Quality-driven model (Pubitemid 351615327)
11. S. Mahadevan, F. Angiolini, J. Sparso, L. Benini, and J. Madsen A reactive and cycle-true IP emulator for MPSoC exploration IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 1 2008 109 122 (Pubitemid 350281171)
12. A.S. Tranberg-Hansen, J. Madsen, A service based component model for composing and exploring MPSoC platforms, in: 2008 First International Symposium on Applied Sciences on Biomedical and Communication Technologies, 2008, pp. 1-5.
13. S. Murali, D. Atienza, P. Meloni, S. Carta, L. Benini, G. De Micheli, and L. Raffo Synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 8 2007 869 880
14. F. Angiolini, P. Meloni, S.M. Carta, L. Raffo, and L. Benini A layout-aware analysis of networks-on-chip and traditional interconnects for MPSoCs IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 3 2007 421 434 (Pubitemid 46375752)
15. L. Jóźwiak, and Y. Jan Communication and memory architecture design of application-specific high-end multi-processors VLSI Design 2012 2012 20
16. K. Karuri, and R. Leupers Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization 2011 Springer 232
17. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, A. Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, in: Proceedings of the European Conference on Design, Automation and, Test (DATE-1999), 1999, p. 485.
18. A. Hoffmann, H. Meyr, and R. Leupers Architecture Exploration for Embedded Processors with LISA 2002 Springer 244
19. A. Fauth, J. Van Praet, M. Freericks, Describing instruction set processors using nML, in: Proceedings of the European Design and Test Conference (ED&TC - 1995), 1995, pp. 503-507.
20. F. Catthoor, K. Danckaert, S. Wuytack, and N.D. Dutt Code transformations for data transfer and storage exploration preprocessing in multimedia processors IEEE Design & Test of Computers 18 3 2001 70 82 (Pubitemid 32450684)
21. K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, F. Charot, Constraint-driven identification of application specific instructions in the DURASE system, in: Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and, Simulation, 2009, pp. 194-203.
22. A.C. Murray, R.V. Bennett, B. Franke, and N. Topham Code transformation and instruction set extension ACM Transactions on Embedded Computing Systems 8 4 2009 1 31
23. D. Densmore, and R. Passerone A platform-based taxonomy for ESL design IEEE Design & Test of Computers 23 5 2006 359 374
24. UCBerkeley, Metropolis: Design Environment for Heterogeneous Systems. < http://embedded.eecs.berkeley.edu/metropolis/platform.html >.
25. G. Ascia, V. Catania, A.G. Di Nuovo, M. Palesi, and D. Patti Efficient design space exploration for application specific systems-on-a-chip Journal of Systems Architecture 53 10 2007 733 750 (Pubitemid 46755000)
26. F. Balasa, P.G. Kjeldsberg, a. Vandecappelle, M. Palkovic, Q. Hu, H. Zhu, and F. Catthoor Storage estimation and design space exploration methodologies for the memory management of signal processing applications Journal of Signal Processing Systems 53 1-2 2008 51 71
27. R. Corvino, A. Gamatié, P. Boulet, Architecture exploration for efficient data transfer and storage in data-parallel applications, in: Euro-Par 2010-Parallel Processing, 2010, pp. 101-116.
28. S.L. Shee, S. Parameswaran, Design methodology for pipelined heterogeneous multiprocessor system, in: Proceedings of the 44th Annual Conference on Design automation (DAC '07), 2007, p. 811.
29. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, E. Deprettere, System design using Kahn process networks: the Compaan/Laura approach, in: Proceedings of the Conference on Design, Automation and Test in Europe (DATE '04), 2004, pp. 340-345.
30. L. Micconi, D. Gangadharan, P. Pop, J. Madsen, Multi-ASIP platform synthesis for real-time applications, in: 8th IEEE International Symposium on Industrial Embedded Systems (SIES 2013), 2013.
31. C. Glitia, P. Dumont, and P. Boulet Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing Multidimensional Systems and Signal Processing 21 2 2009 105 131
32. M. Lukasiewycz, M. Glaß, Opt4J: a modular framework for meta-heuristic optimization, in: Proceedings of the Genetic and Evolutionary Computing Conference (GECCO 2011), 2011, pp. 1723-1730.
33. R. Corvino, E. Diken, A. Gamatié, L. Jozwiak, Transformation based exploration of data parallel architecture for customizable hardware: a JPEG encoder case study, in: 16th Euromicro Conference on Digital System Design (DSD 2013), 2012, pp. 774-781.
34. R. Corvino, A. Gamatié, Abstract clocks for the DSE of data intensive applications on MPSoCs, in: Proceedings of the 10th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012), 2012, pp. 729-736.
35. R. Corvino, A. Gamatié, M. Geilen, L. Jozwiak, Design space exploration in application-specific hardware synthesis for multiple communicating nested loops, in: Proceedings of the 9th International Conference on Embedded Computer Systems: Architectures, Modeling, and, Simulation (SAMOS-2012), 2012, pp. 1-8.
36. A.D. Pimentel, C. Erbas, and S. Polstra A systematic approach to exploring embedded system architectures at multiple abstraction levels IEEE Transactions on Computers 55 2 2006 99 112 Feb
37. P. Meloni, S. Pomata, G. Tuveri, M. Lindwer, L. Raffo, Exploiting binary translation for fast ASIP design space exploration on FPGAs, in: Proceedings of the Int. Conference on Design, Automation, and Test in Europe (DATE'12), 2012, pp. 566-569.
38. R. Jordans, R. Corvino, L. Jozwiak, Algorithm parallelism estimation for constraining instruction-set synthesis for VLIW processors, in: 16th Euromicro Conference on Digital System Design (DSD 2013), 2012.
39. E. Diken, R. Jordans, R. Corvino, L. Jozwiak, Application analysis driven ASIP-based system synthesis for ECG", in: Embedded World Conference, 2011.
40. R. Jordans, R. Corvino, L. Jozwiak, H. Corporaal, An efficient method for energy estimation of application specific instruction-set processors, in: 16th Euromicro Conference on Digital System Design (DSD 2013), 2013.
41. D. Gangadharan, L. Micconi, P. Pop, J. Madsen, Multi-ASIP platform synthesis for event-triggered applications with cost/performance trade-offs", in: IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2013.
42. E. Diken, R. Corvino, L. Jozwiak, Rapid and accurate energy estimation of vector processing in VLIW ASIPs, in: EUROMICRO/IEEE Workshop on Embedded and Cyber-Physical Systems (ECyPS 2013), 2013, pp. 33-37.
43. R. Jordans, R. Corvino, L. Jozwiak, H. Corporaal, Instruction-set architecture exploration strategies for deeply clustered VLIW ASIPs, in: EUROMICRO/IEEE Workshop on Embedded and Cyber-Physical Systems (ECyPS 2013), 2013, pp. 38-41.
44. L. Micconi, R. Corvino, D. Gangadharan, J. Madsen, P. Pop, L. Jozwiak, Hierarchical DSE for multi-ASIP platforms, in: EUROMICRO/IEEE Workshop on Embedded and Cyber-Physical Systems (ECyPS 2013), 2013, pp. 50-53.
45. R. Jordans, R. Corvino, L. Jozwiak, H. Corporaal, Exploring processor parallelism: estimation methods and optimization strategies, in: 6th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2013), 2013, pp. 18-23.