Quality-driven model-based architecture synthesis for real-time embedded SoCs

Journal of Systems Architecture

Volumn 54, Issue 3-4, 2008, Pages 349-368

  Jóźwiak, Lech ^a   Ong, Sien An ^b  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b NOKIA   (Germany)

Author keywords

Architecture synthesis; Design methodology; Electronic design automation; Embedded systems; Heterogeneous multi processor; Model based design; Platform based design; Quality driven design; Real time systems; System architecture; System on a chip

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS;

ARCHITECTURE SYNTHESIS; DESIGN METHODOLOGY; ELECTRONIC DESIGN AUTOMATION; ELECTRONIC DESIGN AUTOMATION TOOLS; HETEROGENEOUS MULTI-PROCESSOR; MODEL-BASED DESIGN; PLATFORM-BASED DESIGN;

SYSTEMS ANALYSIS;

EID: 42949160106     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2007.09.001     Document Type: Article

References (52)

1. The 2003 International Technology Roadmap for Semiconductors, SIA, San Jose, CA, USA, 2003.
2. A. Bender, Design of an optimal loosely coupled heterogeneous multiprocessor system, in: Proceedings of European Design & Test Conference, March 1996, pp. 275-281.
3. T. Benner, R. Ernst, An approach to mixed systems co-synthesis, in: Proceedings of International Workshop of Hardware/Software Co-Design, March 1997, pp. 9-14.
4. Catthoor F., et al. Custom Memory Management Methodology (1998), Kluwer Academic Publishers
5. Catthoor F., Danckaert K., Wuytack S., and Dutt N. Code transformations for data transfer and storage exploration preprocessing in multimedia processors. IEEE Design & Test of Computers May-June (2001) 70-82
6. Chatha K.S., and Vemuri R. An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling. ACM Transactions on Design Automation of Electronic Systems 5 August (2000) 281-293
7. J. D'Ambrosio, X. Hu, Configuration-level hardware/software partitioning for real-time systems, in: Proceedings of International Workshop of Hardware/Software Co-Design, August 1994, pp. 34-41.
8. Dave B.P., and Jha N.K. COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 17 October (1998) 900-919
9. Dave B.P., Lakshminarayana G., and Jha N.K. COSYN: hardware-software co-synthesis of heterogeneous distributed embedded systems. IEEE Transaction on VLSI Systems 7 March (1999) 92-104
10. B. Dave, CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems, in: Proceedings of the Design, Automation & Test in Europe Conference, March 1999, pp. 97-104.
11. Deb K. Multi-Objective Optimization using Evolutionary Algorithms (2001), Wiley, New York
12. Dick R.P., and Jha N.K. MOGAC: a multiobjective genetic algorithm for hardware-software co-synthesis of distributed embedded systems. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 17 October (1998) 920-935
13. R.P. Dick, N.K. Jha, CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems, in: Proceedings of the International Conference Computer-Aided Design, November 1998, pp. 62-68.
14. Fonseca, P.J. Fleming, Multiobjective genetic algorithms made easy: selection, sharing and mating restrictions, in: Proceedings of the Genetic Algorithms in Engineering Systems: Innovations & Applications, September 1995, pp. 45-52.
15. Gupta R.K., and De Micheli G. Hardware-software co-synthesis for digital systems. IEEE Design & Test of Computers 10 September (1993) 29-41
16. Goldberg D.E. Genetic Algorithms in Search, Optimization, and Machine Learning (1989), Addison-Wesley, Reading, MA
17. Hsiung P.A. CMAPS: a cosynthesis methodology for application-oriented parallel systems. ACM Transaction on Design Automation Electronic Systems 5 January (2000) 51-81
18. B. Jeong, S. Yoo, S. Lee, K. Choi, Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs, in: Proceedings of Asia & South Pacific Design Automation Conference, January 2000, pp. 169-174.
19. Jóźwiak L. Modern concepts of quality and their relationship to design reuse and model libraries. Current Issues in Electronic Modeling (1995), Kluwer Academic Publishers, Dordrecht Chapter 8, Issue 5
20. L. Jóźwiak, Quality-driven design in the system-on-a-chip era: why and how? Journal of Systems Architecture 47(3-4), Elsevier Science, Amsterdam, 2001, pp. 201-224.
21. L. Jóźwiak, A. Postuła, Genetic engineering versus natural evolution: genetic algorithms with deterministic operators, Journal of Systems Architecture 48(1-3), Elsevier Science, Amsterdam, September 2002, pp. 99-112.
22. L. Jóźwiak, Advanced AI search techniques in modern digital circuit synthesis, Artificial Intelligence Review 20(3-4), Kluwer, Dordrecht, 2003, pp. 269-318.
23. Jóźwiak L. Life-inspired Systems. DSD'2004 - Euromicro Symposium on Digital System Design, August 31-September 3, 2004, Rennes, France (2004), IEEE Computer Society Press, Los Alamitos
24. L. Jóźwiak, Life-inspired Systems, ARCS'2006 - 19th International Conference on Architecture of Computing Systems, Frankfurt/Main, Germany, Springer LNCS 3894, Berlin, March 13-16, 2006, pp. 1 - 16.
25. I. Karkowski, H. Corporaal, Design space exploration algorithm for heterogeneous multi-processor embedded system design, in: Proceedings of Design Automation Conference, June 1998, pp. 82-87.
26. P.V. Knudsen, J. Madsen, PACE: a dynamic programming algorithm for hardware/software partitioning, in: Proceedings of the International wkshp Hardware/Software Co-Design, March 1996, pp. 82-95.
27. K. Kuchcinski, Embedded system synthesis by timing constraints solving, in: Proceedings of the International Symposium System Synthesis, September 1997, pp. 50-57.
28. Kuchcinski K. Constraint Programming for Embedded System Design: Principles and Practice (2006), Kuchcinski, Lund
29. Lescuyer P. UMTS: Origins, Architecture and the Standard (2004), Springer
30. Y.B. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, J. Stockwood, Hardware-software co-design of embedded reconfigurable architectures, in: Proceedings of the Design Automation Conference, June 2000, pp. 507-512.
31. Mahfoud S.W., and Goldberg D.E. Parallel recombinative simulated annealing: a genetic algorithm. Parallel Computing 21 January (1995) 1-28
32. J. Noguera, R. Badia, A HW/SW partitioning algorithm for dynamically reconfigurable architectures, in: Proceedings of the Design, Automation & Test in Europe Conference, March 2001, pp. 729-734.
33. Noguera J., and Badia R.M. HW/SW codesign techniques for dynamically reconfigurable architectures. IEEE Transaction on VLSI Systems 10 Aug. (2002) 399-415
34. H. Oh, S. Ha, Hardware-software co-synthesis technique based on heterogeneous multiprocessor scheduling, in: Proceedings of the International Workshop on Hardware/Software Co-Design, May 1999, pp. 183-187.
35. Ong S.A., Jóźwiak L., and Tiensyrja K. Interactive co-design for real-time embedded control systems. ISIE'97 - IEEE International Symposium on Industrial Electronics, Guinaraes, Portugal, July 7-11 (1997), IEEE Press
36. S.A. Ong, System-level design decision-making for real-time embedded systems, Ph.D. Dissertation, Faculty of Electrical Engineering, Eindhoven University of Technology, The Netherlands, 2004, pp. 1-221.
37. Panda P., Catthoor F., Dutt N., et al. Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems 6 2 (2001) 149-206
38. Postula A., Chen S., Józwiak L., and Abramson D. Automated synthesis of interleaved memory systems for custom computing machines. Proceedings of EUROMICRO-98 Conference, Vasteras, Sweden, August 25-27, 1998 (1998), IEEE Computer Society Press, Los Alamitos, CA, USA. 0-8186-8646-4 115-122
39. Prakash S., and Parker A. SOS: synthesis of application-specific heterogeneous multiprocessor systems. Journal of Parallel & Distributed Computing 16 December (1992) 338-351
40. Rozenberg G., and Engelfriet J. Elementary net systems. In: Reisig W., and Rozenberg G. (Eds). Lectures on Petri Nets I (1998), Springer, Berlin
41. Roy B., and McCord M.R. Multicriteria Methodology for Decision Aiding (1996), Kluwer, Dordrecht
42. D. Saha, R.S. Mitra, A. Basu, Hardware software partitioning using genetic algorithm, in: Proceedings of the International Conference of VLSI Design, October 1998, pp. 155-159.
43. Sauter M. Communication Systems for the Mobile Information Society (2006), John Wiley
44. M. Schwiegershausen, P. Pirsch, Formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes, in: Proceedings of the European Design Automation Conference, September 1995, pp. 8-13.
45. Shenoy N., Choudhary A., and Banerjee P. An algorithm for synthesis of large time-constrained heterogeneous adaptive systems. ACM Transaction on Design Automation Electronic Systems 6 April (2001) 207-225
46. J.-P. Soininen et al., InCo: an interactive codesign framework for real-time embedded systems, VTT Publications, VTT Technical Research Center of Finland, Espoo, Finland, 1998.
47. S. Srinivasan, N.K. Jha, Hardware-software co-synthesis of fault-tolerant real-time distributed embedded systems, in: Proceedings of the European Design Automation Conference, September 1995, pp. 334-339.
48. J. Teich, T. Blickle, L. Thiele, An evolutionary approach to system-level synthesis, in: Proceedings of the International Workshop, Hardware/Software Co-Design, March 1997, pp. 167-171.
49. Ward P.T., and Mellor S.J. Structured Development for Real-Time Systems vol. 1-3 (1985), Yourdon Press, New York
50. Ward P.T. The transformation schema: an extention of the data-flow diagram to represent control and timing. IEEE Transaction on Software Engineering SE-12 2 (1986)
51. Wolf W.H. An architectural co-synthesis algorithm for distributed, embedded computing systems. IEEE Transaction on VLSI Systems 5 June (1997) 218-229
52. Yen T.Y., and Wolf W.H. Communication synthesis for distributed embedded systems. Proceedings of the International Conference on Computer-Aided Design November (1995) 288-294