A landscape of the new dark silicon design regime

IEEE Micro

Volumn 33, Issue 5, 2013, Pages 8-19

  Taylor, Michael B ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

dark silicon; Dennard scaling; four horsemen; multicore; utilization wall

Indexed keywords

DARK SILICONS; DENNARD SCALING; FOUR HORSEMEN; MULTI CORE; UTILIZATION WALLS;

COMMERCE; COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION;

SILICON;

EID: 84886531424     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2013.90     Document Type: Article

References (20)

1. G. Venkatesh et al., "Conservation Cores: Reducing the Energy of Mature Computations," Proc. 15th Architectural Support for Programming Languages and Operating Systems Conf., ACM, 2010, pp. 205-218.
2. R. Merrit, "ARM CTO: Power Surge Could Create 'Dark Silicon,"' EE Times, 22 Oct. 2009.
3. N. Goulding et al., "GreenDroid: A Mobile Application Processor for a Future of Dark Silicon," Hot Chips Symp., 2010.
4. M. Taylor, "Is Dark Silicon Useful? Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse," Proc. 49th Ann. Design Automation Conf. (DAC 12), ACM, 2012, pp. 1131-1136.
5. R.H. Dennard, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions," IEEE J. Solid-State Circuits, vol. SC-9, 1974, pp. 256-268.
6. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," ACM SIGARCH Computer Architecture News, vol. 39, no. 3, 2011, pp. 365-376.
7. N. Hardavellas et al., "Toward Dark Silicon in Servers," IEEE Micro, vol. 31, no. 4, 2011, pp. 6-15.
8. W. Huang et al., "Scaling with Design Constraints: Predicting the Future of Big Chips," IEEE Micro, vol. 31, no. 4, 2011, pp. 16-29.
9. J. Sampson et al., "Efficient Complex Operators for Irregular Codes," Proc. 17th Int'l Symp. High Performance Computer Architecture (HPCA 11), IEEE CS, 2011, pp. 491-502.
10. A. Raghavan et al., "Computational Sprinting," Proc. IEEE 18th Int'l Symp. High-Performance Computer Architecture (HPCA 12), IEEE CS, 2012, doi:10.1109/HPCA. 2012.6169031.
11. R. Dreslinski et al., "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proc. IEEE, vol. 98, no. 2, 2010, pp. 253-266.
12. E. Krimer et al., "Synctium: A Near-Threshold Stream Processor for Energy-Constrained Parallel Applications," IEEE Computer Architecture Letters, Jan. 2010, pp. 21-24.
13. D. Fick et al., "Centip3de: A 3930 DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE, 2012, pp. 190-192.
14. S. Jain et al., "A 280 mV-to-1.2 V Wide-Operating-Range IA-32 Processor in 32 nm CMOS," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE, 2012, pp. 66-68.
15. N. Goulding-Hotta et al., "The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future," IEEE Micro, vol. 31, no. 2, 2011, pp. 86-95.
16. V. Govindaraju, C.-H. Ho, and K. Sankaralingam, "Dynamically Specialized Datapaths for Energy Efficient Computing," Proc. IEEE 17th Int'l Symp. High-Performance Computer Architecture (HPCA 11), IEEE CS, 2011, doi:10.1109/HPCA.2011.5749755.
17. S. Gupta et al., "Bundled Execution of Recurring Traces for Energy-Efficient General Purpose Processing," Proc. 44th Ann. IEEE/ACM Int'l Symp. Microarchitecture, ACM, 2011, pp. 12-23.
18. H. Esmaeilzadeh et al., "Neural Acceleration for General-Purpose Approximate Programs," Proc. 45th Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2012, pp. 449-460.
19. A. Ionescu et al., "Tunnel Field-Effect Transistors as Energy-Efficient Electronic Switches," Nature, 17 Nov. 2011, pp. 329-337.
20. F. Chen et al., "Demonstration of Integrated Micro-Electro- Mechanical Switch Circuits for VLSI Applications," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE, 2010, pp. 150-151.