Profiling over adaptive ranges

Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization

Volumn , Issue , 2006, Pages 147-158

  Mysore, Shashidhar ^a   Agrawal, Banit ^a   Sherwood, Timothy ^a   Shrivastava, Nisheeth ^a   Suri, Subhash ^a  

^a University of California   (United States)

Author keywords

Profiling Hardware; Range Adaptive; Value Locality

Indexed keywords

CRITICAL CONSTANTS; MODERN COMPUTER SYSTEMS; PERFORMANCE PROFILE; PROFILING HARDWARE; PROFILING METHODS; RANGE ADAPTIVE; SPECIALIZED HARDWARE; VALUE LOCALITY;

ALGORITHMS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; HARDWARE; NETWORK COMPONENTS; OPTIMIZATION;

CACHE MEMORY;

EID: 84886014989     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2006.30     Document Type: Conference Paper

References (47)

1. J. Anderson, W. Weihl, L. Berc, J. Dean, S. Ghemawat, M. Henziger, S. Leung, R. Sites, M. Vandevoorde, and C. Waldspurger. Continuous Profiling: Where Have All the Cycles Gone? ACM Transactions on Computer Systems (TOCS), 15(4): 357-390, November 1997.
2. M. Arnold and B. Ryder. A Framework for Reducing the Cost of Instrumented Code. In SIGPLAN Conference on Programming Language Design and Implementation, pages 168-179, June 2001.
3. T. Ball and J. R. Larus. Efficient Path Profiling. In International Symposium on Microarchitecture, pages 46-57, Dec 1996.
4. D. Brooks and M. Martonosi. Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In Proceedings of the The Fifth International Symposium on High Performance Computer Architecture, page 13,Washington, DC, USA, January 1999. IEEE Computer Society.
5. B. Buck and J. K. Hollingsworth. An API for Runtime Code Patching. The International Journal of High Performance Computing Applications, 14(4): 317-329, 2000.
6. B. Calder, P. Feller, and A. Eustace. Value Profiling. In International Symposium on Microarchitecture, pages 259-269, December 1997.
7. T. Chlimibi. Efficient Representations and Abstractions for Quantifying and Exploiting Data Reference Locality. In Conference on Programming Languages Design and Implementation, June 2001.
8. T. Chlimibi and M. Hirzel. Dynamic Hot Data Stream Prefetching for General-Purpose Programs. In Conference on Programming Languages Design and Implementation, June 2002.
9. T. M. Conte, K. N. Menezes, and M. A. Hirsch. Accurate and Practical Profile-driven Compilation Using the Profile Buffer. In International Symposium on Microarchitecture, pages 36-45, December 1996.
10. T. M. Conte, B. A. Patel, and J. S. Cox. Using Branch Handling Hardware to Support Profile-driven Optimization. In International symposium on Microarchitecture, pages 12-21, November 1994.
11. Digital Equipment Corporation. Alpha 21164 Microprocessor Hardware Reference Manual. 1995.
12. Intel Corporation. Pentium(r) Pro Processor Developer's Manual. In McGraw-Hill, June 1997.
13. J. Dean, J. Hicks, C. Waldspurger, W. Weihl, and G. Chrysos. ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of- Order Processors. In International Symposium on Microarchitecture, pages 292-302, December 1997.
14. E. Duesterwald and V. Bala. Software Profiling for Hot Path Prediction: Less is More. In Architectural support for programming languages and operating systems, pages 202-211, October 2000.
15. C. Estan, S. Savage, and G. Varghese. Automatically Inferring Patterns of Resource Consumption in Network Traffic. In SIGCOMM '03: Proceedings of the 2003 conference on Applications, technologies, architectures, and protocols for computer communications, Karlsruhe, Germany, August 2003.
16. First Silicon Solutions. Home page. http://www.fs2.com.
17. R. Gupta, D. Berson, and J.Z. Fang. Path profile guided partialredundancy elimination using speculation. In IEEE International Conference on Computer Languages (ICCL), pages 230-239, May 1998.
18. T. Heil and J. E. Smith. Relational Profiling: Enabling Thread-level Parallelism in Virtual Machines. In International symposium on Microarchitecture, pages 281-290, 2000.
19. J. Hershberger, N. Shrivastava, S. Suri, and C. Toth. Adaptive Spatial Partitioning for Multidimensional Data Streams. In International Symposium on Algorithms and Computation (ISAAC), 2004.
20. Hewlett-Packard. PA-RISC 1.1 Architecture and Instruciton Set Reference Manual. 1994.
21. M. Hirzel and T. Chilimbi. Bursty Tracing: A Framework for Lowoverhead Temporal Profiling. In 4th ACM Workshop on Feedback- Directed and Dynamic Optimization (FDDO-4), December 2001.
22. MIPS Technologies Inc. Mips R10000 Microprocessor User's Manual. 1995.
23. Q. Jacobson, E. Rotenberg, and J.E. Smith. Path-based next trace prediction. In 30th IEEE/ACM International Symposium on Microarchitecture (MICRO), December 1997.
24. A. Krall. Efficient JavaVM Just-in-Time Compilation. In International Conference on Parallel Architectures and Compilation Techniques, pages 205-212, 1998.
25. C. Kruegel, F. Valeur, G. Vigna, and R.A. Kemmerer. Stateful Intrusion Detection for High-Speed Networks. In IEEE Symposium on Security and Privacy, pages 285-293, 2002.
26. J. Larus. Whole program paths. In Conference on Programming Languages Design and Implementation (PLDI), pages 259-269, May 1999.
27. X. Li, Z. Liu,W. Li, and B. Liu. SCP-TCAM: A Power-Efficient Search Engine for fast IP Lookup. In ISBN Proceedings, 2004.
28. M. H. Lipasti and J. P. Shen. Exceeding the dataflow limit via value prediction. In 29th IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 226-237, December 1996.
29. G. H. Loh. Exploiting data-width locality to increase superscalar execution bandwidth. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 395-405, Los Alamitos, CA, USA, 2002. IEEE Computer Society Press.
30. C. Luk and et. al. Pin: Building customized program analysis tools with dynamic instrumentation. In Conference on Programming Languages Design and Implementation (PLDI), 2005.
31. S. Narayanasamy, T. Sherwood, S. Sair, B. Calder, and G. Varghese. Catching Accurate Profiles in Hardware. In Int. Symp. on High- Performance Computer Architecture, pages 269-280, February 2003.
32. R. V. Peri, S. Jinturkar, and L. Fajardo. A Novel Technique for Profiling Programs in Embedded Systems. In ACM Workshop on Feedback- Directed and Dynamic Optimization, 1999.
33. S. Rubin, R. Bodik, and T. Chilimbi. An efficient profile-analysis framework for data layout optimizations. In The 29th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages( POPL), Jan 2002.
34. S. Sastry, R. Bodík, and J. Smith. Rapid Profiling via Stratified Sampling. In Annual International Symposium on Computer Architecture, pages 278-289, July 2001.
35. P. Shivakumar and N. P. Jouppi. Cacti 3.0: An Integrated Cache Timing, Power and Area Model, 2001/2.
36. V. Srinivasan and G. Varghese. Fast Address Lookups Using Controlled Prefix Expansion. ACMTransactions on Computer Systems, 7(1): 1-40, February 1999.
37. A. Srivastava, A. Edwards, and H. Vo. Vulcan: Binary transformation in a distributed environment. technical report msr-tr-2001-50, microsoft research. April 2001.
38. A. Srivastava and A. Eustace. ATOM: A System for Building Customized Program Analysis Tools. In Conference on Programming Languages Design and Implementation, pages 196-205, 1994.
39. H. Wang, X. Zhu, L. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proceedings of the 35th International Symposium on Microarchitecture, Istanbul, Turkey, November 2002.
40. J. Yang and R. Gupta. Frequent Value Locality and its Applications. In ACM Transactions on Embedded Computing Systems, 2002.
41. J. Yang, Y. Zhang, and R. Gupta. Frequent value compression in data caches. In International Symposium on Microarchitecture, pages 258-265, 2000.
42. C. Young and M.D. Smith. Better global scheduling using path profiles. In IEEE/ACM International Symposium on Microarchitecture( MICRO), pages 115-123, 1998.
43. X. Zhang and R. Gupta. Whole execution traces. In Proceedings of the 37th International Symposium on Microarchitecture, pages 105-116, Washington, DC, USA, 2004. IEEE Computer Society.
44. Y. Zhang and R. Gupta. Timestamped whole program path representation and its applications. In Conference on Programming Languages Design and Implementation (PLDI), pages 180-190, June 2001.
45. H. Zhou, J. Flanagan, and T. M. Conte. Detecting global stride locality in value streams. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 324-335, New York, NY, USA, 2003. ACM Press.
46. P. Zhou, F. Qin, W. Liu, Y. Zhou, and J. Torrellas. iWatcher: Efficient Architectural Support for Software Debugging. In Proceedings of the 31st annual International Symposium on Computer Architecture (ISCA'04), June 2004.
47. C. Zilles and G. Sohi. A Programmable Co-Processor for Profiling. In The Seventh International Symposium on High Performance Computer Architecture, January 2001.