iWatcher: Efficient architectural support for software debugging

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 224-235

  Zhou, Pin ^a   Qin, Feng ^a   Liu, Wei ^a   Zhou, Yuanyuan ^a   Torrellas, Josep ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRASH SYSTEMS; DYNAMIC CHECKERS; INTELLIGENT WATCHER (IWATCHER); THREAD-LEVEL SPECULATION (TLS);

C (PROGRAMMING LANGUAGE); COMPUTER SIMULATION; COMPUTER SOFTWARE; COMPUTER SYSTEM RECOVERY; INTELLIGENT CONTROL; MONITORING; SPECIFICATIONS;

PROGRAM DEBUGGING;

EID: 4644293534     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (47)

1. T. M. Austin, S. E. Breach, and G. S. Sohi. Efficient detection of all pointer and array access errors. In PLDI, June 1994.
2. B. Buck and J. K. Hollingsworth. An API for runtime code patching. The International Journal of High Performance Computing Applications, Winter 2000.
3. J.-D. Choi et al. Efficient and precise datarace detection for multithreaded objectoriented programs. In PLDI, June 2002.
4. M. Cintra, J. Martinez, and J. Torrellas. Architectural support for scalable speculative parallelization in shared-memory systems. In ISCA, June 2000.
5. J. Condit, M. Harren, S. McPeak, G. C. Necula, and W. Weimer. CCured in the real world. In PLDI, June 2003.
6. C. Cowan et al. StackGuard: Automatic adaptive detection and prevention of buffer-overflow attacks. In USENIX Security Conference, January 1998.
7. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Z. Chrysos. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In MICRO, December 1997.
8. D. Engler and K. Ashcraft. RacerX: Effective, static detection of race conditions and deadlocks. In SOSP, October 2003.
9. M. D. Ernst, A. Czeisler, W. G. Griswold, and D. Notkin. Quickly detecting relevant program invariants. In International Conference on Software Engineering, June 2000.
10. R. S. Fabry. Capability-based addressing. Communications of the ACM, July 1974.
11. M. Frantzen and M. Shuey. StackGhost: Hardware facilitated stack protection. In USENIX Security Symposium, August 2001.
12. S. Hallem, B. Chelf, Y. Xie, and D. Engler. A system and language for building system-specific, static analyses. In PLDI, June 2002.
13. S. Hangal and M. S. Lam. Tracking down software bugs using automatic anomaly detection. In International Conference on Software Engineering, May 2002.
14. R. Hastings and B. Joyce. Purify: Fast detection of memory leaks and access errors. In Usenix Winter Technical Conference, January 1992.
15. Intel Corporation. The IA-32 Intel architecture software developer's manual, volume 2: Instruction set reference, 2001.
16. M. S. Johnson. Some requirements for architectural support of software debugging. In ASPLOS, March 1982.
17. KAI-Intel Corporation. Intel thread checker. URL: http://developer.intel. com/software/products/threading/tcwin.
18. G. Kane and J. Heinrich. MIPS RISC architecture. Prentice-Hall, 1992.
19. E. J. Koldinger, J. S. Chase, and S. J. Eggers. Architectural support for single address space operating systems. In ASPLOS, October 1992.
20. J. Larus and E. Schnarr. EEL: Machine-independent executable editing. In PLDI, June 1995.
21. H. M. Levy. Capability-based computer systems. Digital Press, 1984.
22. D. Lie et al. Architectural support for copy and tamper resistant software. In ASPLOS, November 2000.
23. A. Loginov, S. H. Yong, S. Horwitz, and T. W. Reps. Debugging via run-time type checking. In International Conference on Fundamental Approaches to Software Engineering, April 2001.
24. E. Marcus and H. Stern. Blueprints for high availability. John Willey and Sons, 2000.
25. M. Musuvathi, D. Park, A. Chou, D. R. Engler, and D. L. Dill. CMC: A pragmatic approach to model checking real code. In OSDI, December 2002.
26. National Institute of Standards and Technlogy (MIST), Department of Commerce. Software errors cost U.S. economy $59.5 billion annually. NIST News Release 2002-10, June 2002.
27. G. C. Necula, S. McPeak, and W. Weimer. CCured: Type-safe retrofitting of legacy code. In POPL, January 2002.
28. A. One. Smashing the stack for fun and profit. Phrack Magazine, November 1996.
29. J. Oplinger and M. S. Lam. Enhancing software reliability with speculative threads. In ASPLOS, October 2002.
30. H. Patil and C. Fischer. Low-cost, concurrent checking of pointer and array accesses in C programs. Software Practice & Experience, January 1997.
31. H. Patil and C. N. Fischer. Efficient run-time monitoring using shadow processing. In Automated and Algorithmic Debugging, May 1995.
32. M. Prvulovic and J. Torrellas. ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In ISCA, June 2003.
33. S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: A dynamic data race detector for multithreaded programs. ACM Transactions on Computer Systems, November 1997.
34. E. Schnarr and J. R. Larus. Instruction scheduling and executable editing. In MICRO, December 1996.
35. I. Schoinas et al. Fine-grain access control for distributed shared memory. In ASPLOS, October 1994.
36. J. Seward. Valgrind, an open-source memory debugger for x86-GNU/Linux. URL: http://valgrind.kde.org/.
37. G. Sohi, S. Breach, and T. Vijayakumar. Multiscalar processors. In ISCA, June 1995.
38. SPARC International. The SPARC architecture manual: Version 8. Prentice-Hall, 1992.
39. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In PLDI, June 1994.
40. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. In ISCA, June 2000.
41. U. Stern and D. L. Dill. Automatic verification of the SCI cache coherence protocol. In Conference on Correct Hardware Design and Verification Methods, October 1995.
42. G. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. AEGIS: Architecture for tamper-evident and tamper-resistant processing. In ICS, June 2003.
43. J.-Y. Tsai, J. Huang, C. Amlo, D. J. Lilja, and P.-C. Yew. The superthreaded processor architecture. IEEE Transactions on Computers, September 1999.
44. R. Wahbe, S. Lucco, and S. L. Graham. Practical data breakpoints: Design and implementation. In PLDI, June 1993.
45. E. Witchel, J. Cates, and K. Asanović. Mondrian memory protection. In ASP-LOS, October 2002.
46. J. Xu, Z. Kalbarczyk, S. Patel, and R. K. Iyer. Architecture support for defending against buffer overflow attacks. EASY-2 Workshop, October 2002.
47. M. Xu, R. Bodik, and M. D. Hill. A "flight data recorder" for enabling fullsystem multiprocessor deterministic replay. In ISCA, June 2003.