-
2
-
-
0034841772
-
Development of an HDTV MPEG-2 encoder based on multiple enhanced SDTV encoding LSIs
-
T. Yoshitome, K. Nakamura, K. Nitta, M. Ikeda, and M. Endo, ?Development of an HDTV MPEG-2 encoder based on multiple enhanced SDTV encoding LSIs,? in International Conference on Consumer Electronics(ICCE) 2001, 2001, pp. 160-161
-
(2001)
International Conference on Consumer Electronics(ICCE)
, vol.2001
, pp. 160-161
-
-
Yoshitome, T.1
Nakamura, K.2
Nitta, K.3
Ikeda, M.4
Endo, M.5
-
3
-
-
4344673441
-
An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture
-
March 1999 44-50. Also available in T. Minami, T. Kondo, K. Nitta, K. Suguri M. Ikeda, T. Yoshitome, H. Watanabe, H. Iwasaki, K. Ochiai, J. Naganuma, M. Endo, E. Yamagishi, T. Takahashi, K. Tadaishi, Y. Tashiro, N. Kobayashi, T. Okubo, T. Ogura, and R. Kasai, ?A single-chip MPEG2 MP@ML video encoder with multi-chip configuration for a single-board MP@HL encoder,? in HOT Chips X. IEEE, August 1998, pp. 123-131
-
M. Ikeda, T. Kondo, K. Nitta, K. Suguri, T. Yoshitome, T. Minami, J. Naganuma, and T. Ogura, ?An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture,? in Design, Automation and Test in Europe Conference 1999, March 1999, pp. 44-50. Also available in T. Minami, T. Kondo, K. Nitta, K. Suguri, M. Ikeda, T. Yoshitome, H. Watanabe, H. Iwasaki, K. Ochiai, J. Naganuma, M. Endo, E. Yamagishi, T. Takahashi, K. Tadaishi, Y. Tashiro, N. Kobayashi, T. Okubo, T. Ogura, and R. Kasai, ?A single-chip MPEG2 MP@ML video encoder with multi-chip configuration for a single-board MP@HL encoder,? in HOT Chips X. IEEE, August 1998, pp. 123-131
-
(1999)
Design Automation and Test in Europe Conference
-
-
Ikeda, M.1
Kondo, T.2
Nitta, K.3
Suguri, K.4
Yoshitome, T.5
Minami, T.6
Naganuma, J.7
Ogura, T.8
-
4
-
-
0031276852
-
A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking
-
November
-
M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, A. Shibayama, Y. Nakazawa, O. Ohnishi, S. Y. Zhu, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senda, and M. Yamashina, ?A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking,? IEEE Solid-State Circuits, vol. 32, pp. 1807-1816, November 1997
-
(1997)
IEEE Solid-State Circuits
, vol.32
, pp. 1807-1816
-
-
Mizuno, M.1
Ooi, Y.2
Hayashi, N.3
Goto, J.4
Hozumi, M.5
Furuta, K.6
Shibayama, A.7
Nakazawa, Y.8
Ohnishi, O.9
Zhu, S.Y.10
Yokoyama, Y.11
Katayama, Y.12
Takano, H.13
Miki, N.14
Senda, Y.15
Yamashina, M.16
-
5
-
-
0031656308
-
A 100mm2 0.95w single-chip MPEG2 MP@ML video encoder with a 128GOPS motion estimator and a multi-Tasking RISC-Type controller
-
E. Miyagoshi, T. Araki, T. Sayama, A. Ohtani, T. Minemaru, K. Okamoto, H. Kodama, T. Morishige, A.Watabe, K. Aoki, T. Mitsumori, H. Imanishi, T. Jinbo, Y. Tanaka, M. Taniyama, T. Shingou, T. Fukumoto, H. Morimoto, and K. Aono, ?A 100mm2 0.95w single-chip MPEG2 MP@ML video encoder with a 128GOPS motion estimator and a multi-Tasking RISC-Type controller,? in International Solid-State Circuits Conference, 1998, pp. 30-31
-
(1998)
International Solid-State Circuits Conference
, pp. 30-31
-
-
Miyagoshi, E.1
Araki, T.2
Sayama, T.3
Ohtani, A.4
Minemaru, T.5
Okamoto, K.6
Kodama, H.7
Morishige, T.8
Watabe, A.9
Aoki, K.10
Mitsumori, T.11
Imanishi, H.12
Jinbo, T.13
Tanaka, Y.14
Taniyama, M.15
Shingou, T.16
Fukumoto, T.17
Morimoto, H.18
Aono, K.19
-
6
-
-
0031710310
-
A 1.2w single-chip MPEG2 MP@ML video encoder LSI including wide search range motion estimation and 81MOPS controller
-
E. Ogura, M. Takashima, D. Hiranaka, T. Ishikawa, Y. Yanagita, S. Suzuki, T. Fukuda, and T. Ishii, ?A 1.2w single-chip MPEG2 MP@ML video encoder LSI including wide search range motion estimation and 81MOPS controller,? in International Solid-State Circuits Conference, 1998, pp. 32-33
-
(1998)
International Solid-State Circuits Conference
, pp. 32-33
-
-
Ogura, E.1
Takashima, M.2
Hiranaka, D.3
Ishikawa, T.4
Yanagita, Y.5
Suzuki, S.6
Fukuda, T.7
Ishii, T.8
-
7
-
-
0036045368
-
A Single-Chip MPEG-2 Codec Based on Customizable Media Microprocessor
-
S. Ishiwata, T. Yamakage, Y. Tsuboi, T. Shimazawa, T. Kitazawa, S. Michinaka, K. Yahagi, H. Takeda, A. Oue, T. Kodama, N. Matsumoto, T. Kamei, T. Miyamori, G. Ootomo, and M. Matsui, ?A Single-Chip MPEG-2 Codec Based on Customizable Media Microprocessor,? in IEEE 2002 Custom Integrated Circuits Conference, 2002, pp. 163-166
-
(2002)
IEEE 2002 Custom Integrated Circuits Conference
, pp. 163-166
-
-
Ishiwata, S.1
Yamakage, T.2
Tsuboi, Y.3
Shimazawa, T.4
Kitazawa, T.5
Michinaka, S.6
Yahagi, K.7
Takeda, H.8
Oue, A.9
Kodama, T.10
Matsumoto, N.11
Kamei, T.12
Miyamori, T.13
Ootomo, G.14
Matsui, M.15
-
8
-
-
6444245114
-
A 99-mm2 0.7-w single-chip mpeg-2 422p@ml video, audio, and system encoder with a 64-mb embedded dram for portable 422p@hl encoder system,? in
-
S. Kumaki, H. Takata, Y. Ajioka, T. Ooishi, K. Ishihara, A. Hanami, T. Tsuji, T.Watanabe, C. Morishima, T. Yoshizawa, H. Sato, S. Hattori, A. Koshio, K. Tsukamoto, and T. Matsumura, ?A 99-mm2 0.7-W Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder With a 64-Mb Embedded DRAM for Portable 422P@HL Encoder System,? in IEEE Journal of Solid-State Circuits, 2002, pp. 450-454
-
(2002)
IEEE Journal of Solid-State Circuits
, pp. 450-454
-
-
Kumaki, S.1
Takata, H.2
Ajioka, Y.3
Ooishi, T.4
Ishihara, K.5
Hanami, A.6
Tsuji, T.7
Watanabe, T.8
Morishima, C.9
Yoshizawa, T.10
Sato, H.11
Hattori, S.12
Koshio, A.13
Tsukamoto, K.14
Matsumura, T.15
-
9
-
-
84893798204
-
-
LSI Logic Corporation Online]. Available:
-
LSI Logic Corporation., ?(2002) LSI LOGIC home page.,? [Online]. Available: Http://www.lsilogic.com.
-
(2002)
LSI LOGIC Home Page
-
-
-
10
-
-
0034848324
-
An Advanced Multimedia Processing LSI Suitable for HDTV Applications
-
H. Mizosoe, K. Maeda, Y. Kubo, Y. Tsuru, and K. Koruki, ?An Advanced Multimedia Processing LSI Suitable for HDTV Applications,? in International Conference on Consumer Electronics( ICCE) 2001, 2001, pp. 96-97
-
(2001)
International Conference on Consumer Electronics( ICCE)
, vol.2001
, pp. 96-97
-
-
Mizosoe, H.1
Maeda, K.2
Kubo, Y.3
Tsuru, Y.4
Koruki, K.5
-
11
-
-
3042627152
-
A 0.8w hdtv video processor with simultaneous decoding of two mpeg2mp@mlstreams and capable of 30frames/s reverseplayback
-
H. Yamauchi, S. Okada, K. Taketa, Y. Matsuda, T. Mori, S. Okada, T. Watanabe, Y. Harada, M. Matsudaira, and Y. Matsushita, ?A 0.8W HDTV Video Processor with Simultaneous Decoding of Two MPEG2MP@MLStreams and Capable of 30frames/s ReversePlayback,? in International Solid-State Circuits Conference, 2002, pp. 473-474
-
(2002)
International Solid-State Circuits Conference
, pp. 473-474
-
-
Yamauchi, H.1
Okada, S.2
Taketa, K.3
Matsuda, Y.4
Mori, T.5
Okada, S.6
Watanabe, T.7
Harada, Y.8
Matsudaira, M.9
Matsushita, Y.10
-
12
-
-
0030130159
-
Twochip MPEG-2 video encoder
-
April
-
T. Kondo, K. Suguri, M. Ikeda, T. Abe, H. Matsuda, T. Okubo, K. Ogura, Y. Tashiro, N. Ono, T. Minami, R. Kusaba, T. Ikenaga, N. Shibata, R. Kasai, K. Otsu, F. Nakagawa, and Y. Sato, ?Twochip MPEG-2 video encoder,? IEEE Micro, vol. 16, pp. 51-58, April 1996
-
(1996)
IEEE Micro
, vol.16
, pp. 51-58
-
-
Kondo, T.1
Suguri, K.2
Ikeda, M.3
Abe, T.4
Matsuda, H.5
Okubo, T.6
Ogura, K.7
Tashiro, Y.8
Ono, N.9
Minami, T.10
Kusaba, R.11
Ikenaga, T.12
Shibata, N.13
Kasai, R.14
Otsu, K.15
Nakagawa, F.16
Sato, Y.17
-
13
-
-
0029694713
-
A mpeg2-based digital catv and vod system using atm-pon architecture
-
N. Terada, H. Ishii, T. Tachi, Y. Okumura, and H. Kotera, ?A MPEG2-based digital CATV and VOD system using ATM-PON architecture,? in IEEE MULTIMEDIA 96 Conference, 1996, pp. 522-531
-
(1996)
IEEE MULTIMEDIA 96 Conference
, pp. 522-531
-
-
Terada, N.1
Ishii, H.2
Tachi, T.3
Okumura, Y.4
Kotera, H.5
-
14
-
-
0029487014
-
MPEG2 video and audio CODEC board set for a personal computer
-
Y. Tashiro, T. Izuoka, K. Yanaka, Y. Ito, N. Ono, Y. Yashima, H. Yamauchi, and H. Kotera, ?MPEG2 video and audio CODEC board set for a personal computer,? in IEEE Global Telecommunications Conference, 1995, pp. 483-487
-
(1995)
IEEE Global Telecommunications Conference
, pp. 483-487
-
-
Tashiro, Y.1
Izuoka, T.2
Yanaka, K.3
Ito, Y.4
Ono, N.5
Yashima, Y.6
Yamauchi, H.7
Kotera, H.8
-
15
-
-
0033715218
-
An mpeg- 2 encoding pc card system for real-Time mobile applications
-
M. Endo, J. Naganuma, Y. Nagajima, and T. Ogura, ?An MPEG- 2 Encoding PC Card System for Real-Time Mobile Applications,? in International Conference on Consumer Electronics(ICCE) 2001, 2000, pp. 242-243
-
(2001)
International Conference on Consumer Electronics(ICCE)
, vol.2000
, pp. 242-243
-
-
Endo, M.1
Naganuma, J.2
Nagajima, Y.3
Ogura, T.4
|