BSB training scheme implementation on memristor-based circuit

Proceedings of the 2013 IEEE Symposium on Computational Intelligence for Security and Defense Applications, CISDA 2013 - 2013 IEEE Symposium Series on Computational Intelligence, SSCI 2013

Volumn , Issue , 2013, Pages 80-87

  Hu, Miao ^a   Li, Hai ^a   Chen, Yiran ^a   Wu, Qing ^b   Rose, Garrett S ^b  

^a University of Pittsburgh   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

brain state in a box; crossbar array; memristor; neural network; Neuromorphic hardware

Indexed keywords

AUTO-ASSOCIATIVE MEMORY; BRAIN-STATE-IN-A-BOX; CROSSBAR ARRAYS; DEVICE CHARACTERISTICS; HARDWARE ARCHITECTURE; MEMRISTOR; MIXED-SIGNAL CIRCUITS; NEUROMORPHIC HARDWARES;

ARTIFICIAL INTELLIGENCE; ASSOCIATIVE PROCESSING; HARDWARE; MEMRISTORS; NEURAL NETWORKS;

PASSIVE FILTERS;

EID: 84884994113     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CISDA.2013.6595431     Document Type: Conference Paper

References (23)

1. L. Chua, "Memristor-the missing circuit element," IEEE Transaction on Circuit Theory, vol. 18, pp. 507-519, 1971.
2. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
3. Y. Ho, G.M. Huang, and P. Li, "Nonvolatile memristor memory: device characteristics and design implications", International Conference on Computer-Aided Design (ICCAD)-Digest of Technical Papers, pp.485-490, 2009.
4. M. Di Ventra, Y.V. Pershin and L.O. Chua, "Circuit elements with memory: memristors, memcapacitors, and meminductors," Proceedings of the IEEE, vol. 97, no. 10, pp. 1717-1724, 2009.
5. L. Chua, "Resistance switching memories are memristors," Applied Physics A: Materials Science& Processing, vol. 102, no. 4, pp. 765783,2011.
6. Q. Xia, et. al, "Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic," Nano letters, vol. 9, no. 10, pp. 3640-3645, 2009.
7. S.H. Jo, et. al, "Nanoscale memristor device as synapse in neuromorphic systems," Nano letters, vol. 10, no. 4, pp. 1297-1301, 2010.
8. U. Ramacher and C.V.D. Malsburg, On the Construction of Artificial Brains. Springer, 2010.
9. M. Hu, H. Li, Q. Wu, G.S. Rose, "Hardware realization of BSB recall function using memristor crossbar arrays," Design Automation Conference (DAC), pp. 498-503, 2012.
10. E. Linn, R. Rosezin, C. Kugeler and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nature materials, vol. 9, no. 5, pp. 403-406, 2010.
11. J. Anderson, J. Silverstein, S. Ritz, and R. Jones, "Distinctive features, categorical perception, and probability learning: Some applications of a neural model," Psychological Review, vol. 84, no. 5, pp. 413, 1977.
12. E. M. H. Hassoun, "Associative neural memories: Theory and implementation," Oxford University Press, 1993.
13. W.E. Lillo, D.C. Miller, S. Hui and S.H. Zak, "Synthesis of Brain-State-in-a-Box (BSB) based associative memories," IEEE Transactions on Neural networks, vol. 5, no. 5, pp. 730-737, 1994.
14. R. Perfetti, "A synthesis procedure for brain-state-in-a-box neural networks," IEEE Transactions on Neural networks, vol. 6, no. 5, pp. 1071-1080, 1995.
15. Y. Park, "Optimal and Robust Design of Brain-State-in-a-Box Neural Associative Memories," IEEE Transactions on Neural Networks, vol. 23, no. 2, pp. 210-218, Mar. 2010
16. D. Niu, Y. Chen, C. Xu, and Y. Xie, "Impact of process variations on emerging memristor," in Design Automation Conference (DAC), pp. 877-882, 2010.
17. M. Hu, H. Li, Y. Chen, X. Wang, and R. Pino, "Geometry variations analysis of Ti02 thin-film and spintronic memristors," Asia and South PacificDesign Automation Conference (ASPDAC), pp. 25-30, 2011.
18. T. Hasegawa, T. Ohno, K. Terabe, T. Tsuruoka, T. Nakayama, J. K. Gimzewski, and M. Aono, "Learning abilites achieved by a single solid-state atomic switch," Advanced Materials, vol. 22, no. 16, pp. 1831-1834, 2010.
19. D. Strukov, J. Borghetti, and S. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," SMALL, vol. 5, pp. 1058-1063, 2009.
20. Y. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 8, pp. 1857-1864, 2010.
21. Y. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," Neural Networks, vol. 23, no. 7, pp. 881-886, 2010.
22. A. Schultz, "Collective recall via the brain-state-in-a-box network," Neural Networks, vol. 4, no. 4, pp. 580-587, 1993.
23. Q. Wu, M. Bishop, R. Pino, R. Linderman, and Q. Qiu, "A multi-answer character recognition method and its implementation on a high-performance computing cluster," in FUTURE COMPUTING 2011, The Third International Conference on Future Computational Technologies and Applications, pp. 7-13, 2011.