Impact of local interconnects on timing and power in a high performance microprocessor

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 32, Issue 10, 2013, Pages 1623-1627

  Shelar, Rupesh S ^a   Patyra, Marek ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Interconnects; microprocessors; power; timing

Indexed keywords

CYCLE TIME; HIGH-PERFORMANCE DESIGN; HIGH-PERFORMANCE MICROPROCESSORS; LOCAL INTERCONNECTS; NANOMETER TECHNOLOGY; POWER; TIMING;

OPTICAL INTERCONNECTS; VLSI CIRCUITS;

MICROPROCESSOR CHIPS;

EID: 84884555072     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2013.2266404     Document Type: Article

References (14)

1. G. E. Moore, "Cramming more components onto integrated circuits," Electron. Mag., vol. 38, no. 8, pp. 114-117, Apr. 1965.
2. C. J. Alpert, C. Chu, and P. G. Villarrubia, "The coming of age of physical synthesis," in Proc. ICCAD, Nov. 2007, pp. 246-249.
3. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, "Interconnect-power dissipation in a microprocessor," in Proc. SLIP, Apr. 2004, pp. 7-13. (Pubitemid 40730696)
4. P. Saxena, N. Menezes, P. Cocchini, and D. Kirkpatrick, "Repeater scaling and its impact on CAD," IEEE Trans. CAD, vol. 23, no. 4, pp. 451-463, Apr. 2004.
5. M. T. Bohr, "Interconnect scaling-the real limiter to high performance ULSI," in Proc. IEDM, 1995, pp. 241-244.
6. J. Cong, "Challenges and opportunities for design innovations in nanometer technologies," Invited Semiconductor Research Corporation Design Sciences Concept Paper, Jan. 1998, pp. 1-15.
7. P. Kapur, J. McVittie, and K. Saraswat, "Technology and reliability constrained future copper interconnects-Part I: Resistance modeling," IEEE Trans. Electron Devices, vol. 49, no. 4, pp. 590-597, Apr. 2002. (Pubitemid 34491843)
8. P. Kapur, G. Chandra, J. McVittie, and K. Saraswat, "Technology and reliability constrained future copper interconnects-Part II: Performance implications," IEEE Trans. Electron Devices, vol. 49, no. 4, pp. 598-604, Apr. 2002. (Pubitemid 34491844)
9. J. Davis and J. Meindl, Interconnect Technology and Design for Gigascale Integration, 1st ed. Norwell, MA, USA: Kluwer Academic Publishers, Oct. 2003.
10. R. Kumar and G. Hinton, "A family of 45 nm IA processors," in Proc. ISSCC, Feb. 2009, pp. 58-59.
11. T. Karnik, Y. Ye, J. Tschanz, W. Liqiong, S. Burns, V. Govindarajulu, V. De, and S. Borkar, "Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors," in Proc. DAC, Jun. 2002, pp. 486-491.
12. R. S. Shelar and M. Patyra, "Impact of local interconnects on timing and power in a high performance microprocessor," in Proc. ISPD, Mar. 2010, pp. 145-152.
13. H. Ren and S. Dutt, "Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure," in Proc. ICCAD, Nov. 2008, pp. 93-100.
14. R. S. Shelar, "An efficient clustering algorithm for low power clock tree synthesis," in Proc. ISPD, Mar. 2007, pp. 181-188. (Pubitemid 47485401)