Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closuret

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 93-100

  Ren, Huan ^a   Dutt, Shantanu ^a  

^a UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARC COSTS; BENEFITS AND COSTS; BUFFER INSERTIONS; CELL MOVEMENTS; CELL REPLICATIONS; COST FLOWS; CRITICAL PATH DELAYS; CURRENT TECHNIQUES; INCREMENTAL PLACEMENTS; MULTIPLE CIRCUITS; NETWORK FLOW PROBLEMS; NETWORK GRAPHS; PHYSICAL SYNTHESES; SEQUENTIAL APPROACHES; TWO TYPES;

CAVITY RESONATORS; COMPUTATIONAL GEOMETRY; COMPUTER AIDED DESIGN; COST ACCOUNTING; COSTS; TIME MEASUREMENT; TIMING CIRCUITS;

MATHEMATICAL TRANSFORMATIONS;

EID: 57849097543     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681557     Document Type: Conference Paper

References (16)

1. R. Ahuja, et al., "A Network Simplex Algorithm with O(n) Consecutive Degenerate Pivots", Operations Research Letters (ORL), pp. 1417-1436, 1995.
2. T. M. Apostol, Introduction to Analytic Number Theory, Springer, 1998.
3. O. Coudert,"Gate sizing for constrained delay/power/orea optimization", IEEE Trans. VLSI, vol. 5, no. 4, pp. 465-472, 1997.
4. W. Donath. P. Kudva, L. Stok, P. Villarrubia, L. Reddy and A. Sullivan, "Transformational Placement and Synthesis", DATE'2000, pp. 194-201, 2000.
5. S. Dutt, H. Ren, F. Yuan and V. Suthar, "A Network-Flow Approach to Timing-Driven Incremental Placement for ASICs", ICCAD'06, pp. 375-382, 2006.
6. J. Fishburn and A. Dunlop, "Tilos: A posynomial programming approach to transistor sizing," ICCAD'85, pp. 326-328, 1985.
7. S. Hu, M. Ketkary and J. Hu, "Gate Sizing For Cell Library-Based Designs," DAC'07, pp. 847-852, 2007.
8. Y. Jiang, et al., "Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization", IEEE Trans. VLSI, Vol. 6, No. 4, pp. 625-633, 1998.
9. L. Kannan, P. Suaris and H. Fang, "A Methodology and Algorithms for Post-Placement Delay Optimization", DAC'94, pp. 327 - 332, 1994.
10. D. Kim, and P. Pardalos, "A solution approach to the fixed charge network flow problem using a dynamic slope scaling procedure", ORL, pp. 195-203, 1999.
11. A. Lu, H. Eisenmann and G. Stenz, Combining Technology Mapping with Post-Placement Resynthesis for Performance Optimization", ICCD'98 pp. 616, 1998.
12. H. Ren and S. Dutt, "A Network-Flow Based Cell Sizing Algorithm", The International Workshop on Logic Synthesis, pp. 7-14, 2008.
13. A. Srivastava, R. Kastner, C. Chen, and M. Sarrafzadeh. "Timing Driven Gate Duplication", IEEE Trans. VLSI, Vol. 12, No. 1, Jan. 2004.
14. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree network for minimal Elmore delay," Proc. IEEE Int. Symp. Circuits Syst., pp. 865-868, 1990.
15. C. Wonjoon, K. Bazargan, "Incremental placement for timing optimization", ICCAD'03, pp. 463-466, 2003.
16. Y. Xiaojian, C. Bo-Kyung and M. Sarrafzadeh, "Timing-driven placement using design hierarchy guided constraint generation", ICCAD, pp. 177-180, 2002.