An adaptive filtering mechanism for energy efficient data prefetching

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2013, Pages 332-337

  Dang, Xianglei ^a   Wang, Xiaoyin ^a   Tong, Dong ^a   Xie, Zichao ^a   Li, Lingda ^a   Wang, Keyi ^a  

^a PEKING UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH CONSUMPTION; CACHE POLLUTION; DATA PRE-FETCHING; EMBEDDED PROCESSORS; ENERGY EFFICIENT; FEEDBACK MECHANISMS; FILTERING MECHANISM; PERFORMANCE IMPROVEMENTS;

COMPUTER AIDED DESIGN; ENERGY EFFICIENCY; INFORMATION FILTERING;

BUFFER STORAGE;

EID: 84877756775     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2013.6509617     Document Type: Conference Paper

References (20)

1. B. Carlson, "Going beyond a faster horse to transform mobile devices", Texas Instruments (TI) White Paper, May 2011.
2. ARM Cortex-A15. http://www.arm.com/products/processors/cortex-a/cortex- a15.php.
3. S. P. Vanderwiel, and D. J. Lilja, "Data prefetch mechanisms," ACM Computing Surveys, vol. 32, no. 2, pp. 174-199, June 2000.
4. J. Tang, S. Liu, Z. Gu, C. Liu, and J. L. Gaudiot, A. Embedded mobile systems can be energy-efficient,IEEE Computer Architecture Letters, vol. 10, no.1, pp. 8-11, 2011.
5. O. Azizi, A. Mahesri, B. C. Lee, S. J. Patel, and M. Horowitz, "Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis," in Proceedings of the 37th Annual International Symposium on Computer Architecture, pp. 26-36, 2010.
6. Y. Guo, P. Narayanan, M. A. Bennaser, S. Chheda, and C. A. Moritz, Energy-efficient hardware data prefetching, IEEE Transactions on Very Large Scale Integration Systems, vol. 19, no. 2, pp. 250-263, February 2011.
7. S. Srinath, O. Mutlu, H. K. Prefetching: Improving the performance and bandwidth-efficiency of Cambridge. Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture, pp. 63-74, February 2007.
8. X. L. Dang, X. Y. Wang, D. Tong, J. L. Lu, J. F. Yi, and K. Y. Wang, In the presenvce the mark or at cache. in Proceedings of the Design Automation and Test in Europe Conference, pp. 461-466, March 2012.
9. X. Zhuang, and H. H. S. Lee, "Reducing cache pollution via dynamic data prefetch filtering," IEEE Transactions on Computers, vol. 56, no. 1, pp. 18-31, 2007.
10. C. J. Wu, A. Jaleel, M. Martonosi, S. C. Steely Jr., and J. Emer, "PACMan: Prefetch-aware cache management for high performance caching," in Proceedings of the 44th Annual International Symposium on Microarchitecture, pp. 442-453, 2011.
11. T. F. Chen, and J. L. Baer, "Effective hardware-based data prefetching for high-performance processors," IEEE Transactions on Computers, vol. 44, no. 5, pp. 609-623, May 1995.
12. S. Palacharla, and R. E. Kessler, "Evaluating stream buffers as a secondary cache replacement," in Proceedings of the 21st Annual International Symposium on Computer Architecture, pp. 24-33, 1994.
13. D. Joseph, and D. Grunwald, "Prefetching using Markov predictors," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 252-263, June 1997.
14. K. J. Nesbit, and J. E. Smith, "Data cache prefetching using a global history buffer," in Proceedings of the 10th International Symposium on High-Performance Computer Architecture, pp. 90-97, 2004.
15. K. Nesbit, A. Dhodapkar, and J. E. Smith, "AC/DC: An adaptive data cache prefetcher," in Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pp. 135-145, September-October 2004.
16. D. G. Perez, G. Mouchard, and O. Temam, "MicroLib: A case for the quantitative comparison of micro-architecture mechanisms," in Proceedings of the 37th Annual International Symposium on Microarchitecture, pp. 43-54, December 2004.
17. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An infrastructure for computer system modeling," IEEE Computer, vol. 35, no. 2, pp. 59-67, February 2002.
18. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proceedings of the 27th International Symposium on Computer Architecture, pp. 83-94, June 2000.
19. J. L. Henning, "SPEC CPU2000: Measuring CPU performance in the new millennium," IEEE Computer, vol. 33, no. 7, pp. 28-35, July 2000.
20. E. Perelman, G. Hamerly, and B. Calder, "Picking statistically valid and early simulation points," in Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, pp. 244-255, September 2003.