Prefetching in embedded mobile systems can be energy-efficient

IEEE Computer Architecture Letters

Volumn 10, Issue 1, 2011, Pages 8-11

  Tang, Jie ^a   Liu, Shaoshan ^b   Gu, Zhimin ^a   Liu, Chen ^c   Gaudiot, Jean Luc ^d  

^a BEIJING INSTITUTE OF TECHNOLOGY   (China)

^b MICROSOFT   (United States)

^c FLORIDA INTERNATIONAL UNIVERSITY   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Low power design; Memory Structures; Mobile Computing

Indexed keywords

ANALYTICAL MODEL; DATA-PREFETCHING; ENERGY EFFICIENT; HELP SYSTEMS; HIGH-PERFORMANCE COMPUTING; HIGH-PERFORMANCE TECHNIQUES; IMPROVING PERFORMANCE; LOW-POWER DESIGN; MEMORY STRUCTURE; MOBILE APPLICATIONS; MOBILE SYSTEMS; PREFETCHING; TECHNOLOGY ADVANCES;

COMPUTER SOFTWARE SELECTION AND EVALUATION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MATHEMATICAL MODELS; SYSTEMS ANALYSIS;

ENERGY EFFICIENCY;

EID: 79959540442     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2011.2     Document Type: Article

References (11)

1. Y. Guo, S. Chheda, I. Koren, C.M. Krishna, and C.A. Moritz. Energy characterization of hardware-based data prefetching. In Proc. of International conference on Computer Design (ICCD'04).
2. Xerces-C++ XML Parser: http: xerces.apache.org/xerces-c
3. D.G. Perez, G. Mouchard, and 0. Temam, Microlib: A case for the quantitative comparison of micro-architecture mechanisms, In Proc. International Symposiums on Microarchitecture (MICRO'07).
4. J. Fu and J. Patel, "Stride directed prefetching in scalar processors", In Proc. International Symposiums on Microarchitecture (MICRO'95).
5. M. Charney and A. Reeves. "Generalized Conelation Based Hardware Prefetching," Technical Report EE-CEG-95-1, Cornell University.
6. CE Chen, S-H. Yang, B.Falsafi, and A. Moshovos.Accurate and complexity-effective spatial pattern prediction. In Proc. International Symposium on High-Performance Computer Architecture (HPCA'04).
7. Santhosh Srinath, Yale N. Pail, "Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA'07)
8. A. Jaleel, R. S. Cohn, C. K. Luk, and B. Jacob. CMPim: APin-Based On-The-Fly Multi-Core Cache Simulator. In MoBS, 2008.
9. F. Shivakumar, N.F Jouppi, CACII3.O: An integrated cache timing, power, and area model, WRL Research Report 2001
10. C. Lee, M. Potkonjak, and W.H. Mangione-Smith, MediaBench: A tool for evaluating and synthesizing multimedia and communications systems, in Proc. the international symposium on Microarchitecture (MICRO' 97)
11. C. Bienia, S. Kumar, JR Singh, and K. Li, The PARSEC benchmark suite: characterization and architectural implications, Princeton University Technical Report TR-81 1-08, 2008.