Energy-efficient hardware data prefetching

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 19, Issue 2, 2011, Pages 250-263

  Guo, Yao ^a   Narayanan, Pritish ^b   Bennaser, Mahmoud Abdullah ^c   Chheda, Saurabh ^d   Moritz, Csaba Andras ^b,e  

^a PEKING UNIVERSITY   (China)

^b UNIVERSITY OF MASSACHUSETTS   (United States)

^c KUWAIT UNIVERSITY   (Kuwait)

^d BlueRISC Inc   (United States)

^e BlueRISC Inc   (United States)

Author keywords

Compiler analysis; data prefetching; energy efficiency; prefetch filtering; prefetch hardware

Indexed keywords

COMPILER ANALYSIS; COMPILER-ASSISTED; DATA-PREFETCHING; ENERGY AWARE; ENERGY CONSUMPTION; ENERGY EFFICIENT; ENERGY IMPACT; LEAKAGE ENERGY REDUCTION; MEMORY LATENCIES; MEMORY SYSTEMS; PERFORMANCE IMPROVEMENTS; POWER-AWARE; PREFETCH ENGINE; PREFETCHES; PREFETCHING; PREFETCHING TECHNIQUES; TOTAL ENERGY CONSUMPTION;

DATA HANDLING; ENERGY UTILIZATION; HARDWARE; PROGRAM COMPILERS;

ENERGY EFFICIENCY;

EID: 79251600625     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2009.2032916     Document Type: Article

References (40)

1. A. J. Smith, "Sequential program prefetching in memory hierarchies", IEEE Computer, vol. 11, no. 12, pp. 7-21, Dec. 1978.
2. J. L. Baer and T. F. Chen, "An effictive on-chip preloading scheme to reduce data access penalty", in Proc. Supercomput., 1991, pp. 179-186.
3. A. Roth, A. Moshovos, and G. S. Sohi, "Dependence based prefetching for linked data structures", in Proc. ASPLOS-VIII, Oct. 1998, pp. 115-126.
4. A. Roth and G. S. Sohi, "Effective jump-pointer prefetching for linked data structures", in Proc. ISCA-26, 1999, pp. 111-121.
5. R. Cooksey, S. Jourdan, and D. Grunwald, "A stateless content-directed data prefetching mechanism", in Proc. ASPLOS-X, 2002, pp. 279-290.
6. T. Mowry, "Tolerating latency through software controlled data prefetching", Ph. D. dissertation, Dept. Comput. Sci., Stanford Univ., Stanford, CA, Mar. 1994.
7. M. H. Lipasti, W. J. Schmidt, S. R. Kunkel, and R. R. Roediger, "Spaid: Software prefetching in pointer-and call-intensive environments", in Proc. Micro-28, Nov. 1995, pp. 231-236.
8. C.-K. Luk and T. C. Mowry, "Compiler-based prefetching for recursive data structures", in Proc. ASPLOS-VII, Oct. 1996, pp. 222-233.
9. K. I. Farkas, P. Chow, N. P. Jouppi, and Z. Vranesic, "Memory-system design considerations for dynamically-scheduled processors", in Proc. ISCA-24, 1997, pp. 133-143.
10. T. C. Mowry, M. S. Lam, and A. Gupta, "Design and evaluation of a compiler algorithm for prefetching", in Proc. ASPLOS-V, Oct. 1992, pp. 62-73.
11. J. Chen, Y. Dong, H. Yi, and X. Yang, "Power-aware software prefetching", Lecture Notes Comput. Sci., vol. 4523/2007, pp. 207-218, 2007.
12. D. Bernstein, D. Cohen, A. Freund, and D. E. Maydan, "Compiler techinques for data prefetching on the PowerPC", in Proc. PACT, Jun. 1995, pp. 19-26.
13. K. K. Chan, C. C. Hay, J. R. Keller, G. P. Kurpanek, F. X. Schumacher, and J. Zheng, "Design of the HP PA 7200 CPU", Hewlett-Packard J., vol. 47, no. 1, pp. 25-33, Feb. 1996.
14. G. Doshi, R. Krishnaiyer, and K. Muthukumar, "Optimizing software data prefetches with rotating registers", in Proc. PACT, Sep. 2001, pp. 257-267.
15. R. E. Kessler, "The alpha 21264 microprocessor", IEEE Micro, vol. 19, no. 12, pp. 24-36, Mar./Apr. 1999.
16. V. Santhanam, E. H. Gornish, and H. Hsu, "Data prefetching on the HP PA8000", in Proc. ISCA-24, May 1997.
17. M. K. Gowan, L. L. Biro, and D. B. Jackson, "Power considerations in the design of the alpha 21264 microprocessor", in Proc. DAC, Jun. 1998, pp. 726-731.
18. J. Montanaro, R. T. Witek, K. Anne, A. J. Black, E. M. Cooper, D. W. Dobberpuhl, P. M. Donahue, J. Eno, G. W. Hoeppner, D. Kruckemyer, T. H. Lee, P. C. M. Lin, L. Madden, D. Murray, M. H. Pearce, S. Santhanam, K. J. Snyder, R. Stephany, and S. C. Thierauf, "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor", Digit. Techn. J. Digit. Equip. Corp., vol. 9, no. 1, pp. 49-62, 1997.
19. D. C. Burger and T. M. Austin, "The Simplescalar tool set, Version 2.0", Univ. Wisconsin, Madison, Tech. Rep. CS-TR-1997-1342, Jun. 1997.
20. R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. W. Hall, M. Lam, and J. L. Hennessy, "SUIF: A parallelizing and optimizing research compiler", Comput. Syst. Lab., Stanford Univ., Stanford, CA, Tech. Rep. CSL-TR-94-620, May 1994.
21. Y. Guo, S. Chheda, I. Koren, C. M. Krishna, and C. A. Moritz, "Energy characterization of hardware-based data prefetching", in Proc. Int. Conf. Comput. Des. (ICCD), Oct. 2004, pp. 518-523.
22. A. J. Smith, "Cache memories", ACM Comput. Surveys (CSUR), vol. 14, no. 3, pp. 473-530, 1982.
23. A. Rogers, M. C. Carlisle, J. H. Reppy, and L. J. Hendren, "Supporting dynamic data structures on distributed-memory machines", ACM Trans. Program. Lang. Syst., vol. 17, no. 2, pp. 233-263, Mar. 1995.
24. SPEC, "The standard performance evaluation corporation", 2000. [Online]. Available: http://www.spec.org
25. M. Bennaser and C. A. Moritz, "A step-by-step design and analysis of low power caches for embedded processors", presented at the Boston Area Arch. Workshop (BARC), Boston, MA, Jan. 2005.
26. M. Zhang and K. Asanovic, "Highly-associative caches for low-power processors", presented at the Kool Chips Workshop, Micro-33, Monterey, CA, Dec. 2000.
27. R. Ashok, S. Chheda, and C. A. Moritz, "Cool-mem: Combining statically speculative memory accessing with selective address translation for energy efficiency", in Proc. ASPLOS-X, 2002, pp. 133-143.
28. N. Azizi, A. Moshovos, and F. N. Najm, "Low-leakage asymmetriccell SRAM", in Proc. ISLPED, 2002, pp. 48-51.
29. Y. Guo, S. Chheda, I. Koren, C. M. Krishna, and C. A. Moritz, "Energyaware data prefetching for general-purpose programs", in Proc. Workshop Power-Aware Comput. Syst. (PACS'04) Micro-37, Dec. 2004, pp. 78-94.
30. Y. Guo, S. Chheda, and C. A. Moritz, "Runtime biased pointer reuse analysis and its application to energy efficiency", in Proc. Workshop Power-Aware Comput. Syst. (PACS) Micro-36, Dec. 2003, pp. 1-15.
31. Y. Guo, M. Bennaser, and C. A. Moritz, "PARE: A power-aware hardware data prefetching engine", in Proc. ISLPED, New York, 2005, pp. 339-344.
32. R. Rugina and M. Rinard, "Pointer analysis for multithreaded programs", in Proc. PLDI, Atlanta, GA, May 1999, pp. 77-90.
33. C.-K. Luk, R. Muth, H. Patil, R. Weiss, P. G. Lowney, and R. Cohn, "Profile-guided post-link stride prefetching", in Proc. 16th Int. Conf. Supercomput. (ICS), Jun. 2002, pp. 167-178.
34. Y. Wu, "Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching", in Proc. PLDI, C. Norris and J. B. Fenwick, Jr., Eds., Jun. 2002, pp. 210-221.
35. T. M. Chilimbi and M. Hirzel, "Dynamic hot data stream prefetching for general-purpose programs", in Proc. PLDI, C. Norris and J. B. Fenwick, Jr., Eds., Jun. 2002, pp. 199-209.
36. T. Inagaki, T. Onodera, K. Komatsu, and T. Nakatani, "Stride prefetching by dynamically inspecting objects", in Proc. PLDI, Jun. 2003, pp. 269-277.
37. V. Srinivasan, G. S. Tyson, and E. S. Davidson, "A static filter for reducing prefetch traffic", Univ. Michigan, Ann Arbor, Tech. Rep. CSE-TR-400-99, 1999.
38. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems, "Guided region prefetching: A cooperative hardware/software approach", in Proc. ISCA, Jun. 2003, pp. 388-398.
39. A. Moshovos, G. Memik, A. Choudhary, and B. Falsafi, "JETTY: Filtering snoops for reduced energy consumption in smp servers", in Proc. HPCA-7, 2001, p. 85.
40. B. Ganesan, "Introduction to multi-core", presented at the Intel-FAER Series Lectures Comput. Arch., Bangalore, India, 2007.