SLICC: Self-assembly of instruction cache collectives for OLTP workloads

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 188-198

  Atta, Islam ^a   Tozun, Pinar ^b   Ailamaki, Anastasia ^b   Moshovos, Andreas ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b EPFL   (Switzerland)

Author keywords

instruction cache; OLTP; thread migration

Indexed keywords

DEDICATED HARDWARE; IMPROVING PERFORMANCE; INSTRUCTION CACHE MISS; INSTRUCTION CACHES; OLTP; ONLINE TRANSACTION PROCESSING; STORAGE OVERHEAD; THREAD MIGRATION;

COMPUTER ARCHITECTURE; DIGITAL STORAGE; ITERATIVE METHODS;

CACHE MEMORY;

EID: 84876580112     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.26     Document Type: Conference Paper

References (33)

1. Advanced Micro Devices, "Secure virtual machine architecture reference manual," May 2005.
2. I. Atta, P. Tözün, A. Ailamaki, and A. Moshovos, "Reducing OLTP instruction misses with thread migration," in Proceedings of the Eighth International Workshop on Data Management on New Hardware, 2012, pp. 9-15.
3. K. Chakraborty, P. M. Wells, and G. S. Sohi, "Computation spreading: employing hardware migration to specialize CMP cores on-the-fly," in Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, 2006, pp. 283-292.
4. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the clouds: a study of emerging scale-out workloads on modern hardware," in Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems, 2012, pp. 37-48.
5. M. Ferdman, C. Kaynak, and B. Falsafi, "Proactive instruction fetch," in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, 2011, pp. 152-162.
6. M. Ferdman, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, "Temporal instruction fetch streaming," in Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, 2008, pp. 1-10.
7. Gartner, "Market share: Database management system software, worldwide, 2008," 2009, available at http://www.gartner.com/ DisplayDocument?id=1044912.
8. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Reactive NUCA: near-optimal block placement and replication in distributed caches," in Proceedings of the 36th Annual International Symposium on Computer Architecture, 2009, pp. 184-195.
9. S. Harizopoulos and A. Ailamaki, "Improving instruction cache performance in OLTP," ACM Transactions on Database Systems, vol. 31, no. 3, pp. 887-920, Sep. 2006.
10. M. D. Hill and A. J. Smith, "Evaluating associativity in CPU caches," IEEE Transactions on Computers, vol. 38, no. 12, pp. 1612-1630, Dec. 1989.
11. IBM, "IBM breaks double digit performance barrier with 10 million transactions per minute," 2010, available at http://www-03.ibm.com/press/ us/en/pressrelease/32328.wss.
12. A. Jaleel, K. B. Theobald, S. C. Steely, Jr., and J. Emer, "High performance cache replacement using re-reference interval prediction (RRIP)," in Proceedings of the 37th Annual International Symposium on Computer Architecture, 2010, pp. 60-71.
13. R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi, "Shore-MT: a scalable storage manager for the multicore era," in Proceedings of the 12th International Conference on Extending Database Technology: Advances in Database Technology, 2009, pp. 24-35.
14. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proceedings of the 17th Annual International Symposium on Computer Architecture, 1990, pp. 364-373.
15. K. Keeton, D. Patterson, Y. Q. He, R. Raphael, and W. Baker, "Performance characterization of a Quad Pentium Pro SMP using OLTP workloads," in Proceedings of the 25th Annual International Symposium on Computer Architecture, 1998, pp. 15-26.
16. M. Lis, K. S. Shim, M. H. Cho, O. Khan, and S. Devadas, "Directoryless shared memory coherence using execution migration," in Proceedings of the 24th IASTED International Conference on Parallel and Distributed Computing and Systems, 2011.
17. G. H. Loh, S. Subramaniam, and Y. Xie, "Zesto: A cycle-level simulator for highly detailed microarchitecture exploration," in Proceedings of the International Symposium on Performance Analysis of Systems and Software, 2009, pp. 53-64.
18. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in Proceedings of the 2005 ACM SIGPLAN Conference on Programming language design and implementation, 2005, pp. 190-200.
19. P. Michaud, "Exploiting the cache capacity of a single-chip multi-core processor with execution migration," in Proceedings of the 10th International Symposium on High Performance Computer Architecture, 2004, pp. 186-.
20. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, "CACTI 6.0: A tool to model large caches," HP, Tech. Rep., 2009.
21. I. Pandis, R. Johnson, N. Hardavellas, and A. Ailamaki, "Data-oriented transaction execution," Proceedings of the VLDB Endowment, vol. 3, no. 1-2, pp. 928-939, Sep. 2010.
22. PARSA, "Data analytics benchmark with hadoop mapreduce framework," 2012, available at http://parsa.epfl.ch/cloudsuite/analytics. html.
23. J.-K. Peir, S.-C. Lai, S.-L. Lu, J. Stark, and K. Lai, "Bloom filtering cache misses for accurate data speculation and prefetching," in Proceedings of the 16th International Conference on Supercomputing, 2002, pp. 189-198.
24. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, "Adaptive insertion policies for high performance caching," in Proceedings of the 34th Annual International Symposium on Computer Architecture, 2007, pp. 381-391.
25. K. K. Rangan, G.-Y. Wei, and D. Brooks, "Thread motion: fine-grained power management for multi-core systems," in Proceedings of the 36th Annual International Symposium on Computer Architecture, 2009, pp. 302-313.
26. P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A. Barroso, "Performance of database workloads on shared-memory systems with out-oforder processors," in Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, 1998, pp. 307-318.
27. K. S. Shim, M. Lis, O. Khan, and S. Devadas, "Judicious thread migration when accessing distributed shared caches," in Proccedings of the Third Computer Architecture and Operating System Co-design, 2012.
28. P. Tözün, I. Pandis, C. Kaynak, D. Jevdjic, and A. Ailamaki, "From A to E: Analyzing TPC's OLTP Benchmarks-The obsolete, the ubiquitous, the unexplored?" EPFL, Tech. Rep., 2012.
29. TPC, "TPC benchmark C (OLTP) standard specification, revision 5.11," 2010, available at http://www.tpc.org/tpcc.
30. TPC, "TPC benchmark E standard specification, revision 1.12.0," 2010, available at http://www.tpc.org/tpce.
31. TPC, "TPC-C ten most recently published results," 2012, available at http://www.tpc.org/tpcc/results/tpcc-last-ten-results.asp.
32. TPC, "TPC-E ten most recently published results," 2012, available at http://www.tpc.org/tpce/results/tpce-last-ten-results.asp.
33. R. Uhlig, G. Neiger, D. Rodgers, A. L. Santoni, F. C. M. Martins, A. V. Anderson, S. M. Bennett, A. Kagi, F. H. Leung, and L. Smith, "Intel Virtualization Technology," IEEE Computer, pp. 48-56, 2005.