Transactional memory architecture and implementation for IBM System Z

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 25-36

  Jacobi, Christian ^a   Slegel, Timothy ^a   Greiner, Dan ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE DESIGN; INSTRUCTION SET ARCHITECTURE; SHARED MEMORY; SYSTEM Z; TRANSACTIONAL MEMORY;

MEMORY ARCHITECTURE;

STORAGE ALLOCATION (COMPUTER);

EID: 84876548257     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.12     Document Type: Conference Paper

References (24)

1. http://www-03.ibm.com/press/us/en/pressrelease/38653.wss
2. K. Shum, IBM zNext-The 3rd Generation High Frequency Microprocessor Chip, HotChips, 2012
3. M. Herlihy, J. Eliot, B. Moss, Transactional Memory: Architectural Support for Lock-Free Data Structures, ISCA, 1993
4. L. Hammond et al., Transactional Memory Coherence Consistency, ISCA, 2004
5. K. Moore, J. Bobba, M. Moravan, M. Hill and D. Wood, LogTM Log-Based Transactional Memory, HPCA, 2006
6. S. Chaudhry et al., Rock: A high-performance Sparc CMT processor. IEEE Micro, 29(2):6-16, 2009
7. R. Haring et al., The IBM Blue Gene/Q Compute Chip. IEEE Micro 32(2): 48-60 (2012)
8. http://software.intel.com/en-us/blogs/2012/02/07/ transactionalsynchronization-in-haswell/
9. A. McDonald et al., Architectural Semantics for Practical Transactional Memory, ISCA, 2006
10. J. Chung et al., Tradeoffs in Transactional Memory Virtualization, ASPLOS, 2006
11. T. Harris et al., Transactional Memory: An Overview, IEEE Micro 27:3, May 2007
12. R. Rajwar, J. Goodman. Speculative lock elision: enabling highly concurrent multithreaded execution. MICRO, 2001
13. M. Herlihy. A methodology for implementing highly concurrent data objects. In ACM Transactions on Programming Languages and Systems 15:5, 1993
14. N. Neelakantam, R. Rajwar, S. Srinivas, U. Srinivasan, C. Zilles. Hardware Atomicity for Reliable Software Speculation. ISCA, 2007
15. Y. Lev, M. Moir. Debugging with transactional memory. TRANSACT '06: 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, 2006.
16. z/Architecture Principles of Operation, IBM Publication SA22-7832-09, 2012
17. R. Guerraoui, M. Kapalka. On the correctness of transactional memory. Symposium on Principles and Practice of Parallel Programming (PpoPP), 2008
18. D. Dice, O. Shalev, N. Shavit, Transactional locking II, DISC 06: 20th International Symposium on Distributed Computing, 2006
19. C. Blundell, E. C. Lewis, and M. Martin. Deconstructing transactions: The subtleties of atomicity. WDDD 05: 4th Annual Workshop on Duplicating, Deconstructing, and Debunking, 2005
20. F. Busaba, M. Blake, B. Curran, M. Fee, C. Jacobi, P.-K. Mak, B. Prasky, C. Walters, IBM zEnterprise 196 microprocessor and cache subsystem, IBM Journal of Research and Development, Vol 56:1.2, 2012
21. P. Mak, C. Walters, G. Strait, IBM System z10 processor cache subsystem microarchitecture, IBM Journal of Research and Development, Vol 53:1, 2009
22. K. Choy, J. Navarro, C.-L. Shum, A. Tsai, Method, System, and Computer Program Product for Cross-invalidation Handling in a Multi-level Private Cache, US Patent Application 20090240889
23. M. Mitran, V. Vokhshori, Evaluating the zEC12 Transactional Execution Facility, IBM Systems Magazine, 2012
24. M. Mitran, V. Vokhshori, IBM XL C/C++ Maximizes zEC12's Transactional Execution Capabilities, IBM Systems Magazine, 2012