A biologically plausible neuron circuit

IEEE International Conference on Neural Networks - Conference Proceedings

Volumn , Issue , 2007, Pages 715-719

  Dowrick, Thomas ^a   Hall, Steve ^a   McDaid, Liam ^b   Buiu, Octavian ^a   Kelly, Peter ^b  

^a UNIVERSITY OF LIVERPOOL   (United Kingdom)

^b UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; CELL MEMBRANES; COMPUTER NETWORKS; SEMICONDUCTOR JUNCTIONS;

DECAY TIME CONSTANTS; JOINT CONFERENCE;

NEURAL NETWORKS;

EID: 51749084889     PISSN: 10987576     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2007.4371045     Document Type: Conference Paper

References (14)

1. D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, "Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons," Neural Networks, vol. 14, pp. 781-793, 2001.
2. M. A. Arbib, The handbok of Brain Theory and Neural Networks: Cambridge, Mass : MIT Press, 1995.
3. K. J. Cios and D. M. Sala, "Advances in applications of spiking neuron networks," Proc. SPIE, vol. 4055, pp. 324-336, March 2000.
4. S. Le Masson, A. Laflaquiere, T. Bal, and G. Le Masson, "Analog circuits for modeling biological neural networks: design and applications," Biomedical Engineering, IEEE Transactions on, vol. 46, pp. 638-645, 1999.
5. A. W. Przybyszewski, P. S. Linsay, P. Gaudiano, and C. M. Wilson, "Basic Difference Between Brain and Computer: Integration of Asynchronous Processes Implemented as Hardware Model of the Retina," Neural Networks, IEEE Transactions on, vol. 18, pp. 70-85, 2007.
6. Y. Ota and B. M. Wilamowski, "Analog implementation of pulse-coupled neural networks," Neural Networks, IEEE Transactions on, vol. 10, pp. 539-544, 1999.
7. L. Chun, S. Bingxue, and C. Lu, "Hardware implementation of an expandable on-chip learning neural network with 8-neuron and 64-synapse," 2002, pp. 1451-1454 vol.3.
8. K. Saeki, R. Iidaka, Y. Sekine, and K. Aihara, "Hardware neuron models with CMOS for auditory neural networks," 2002, pp. 1325-1329 vol.3.
9. J. H. B. Wijekoon and P. Dudek, "A Simple Analogue VLSI Circuit of a Cortical Neuron," in EEE International Conference on Electronics, Circuits and Systems, ICECS 2006.
10. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, T. Burg, and R. Douglas, "Orientation-selective aVLSI spiking neurons," Neural Networks, vol. 14, pp. 629-643, 2001.
11. L. Shih-Chii and R. Douglas, "Temporal coding in a silicon network of integrate-and-fire neurons," Neural Networks, IEEE Transactions on, vol. 15, pp. 1305-1314, 2004.
12. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," Neural Networks, IEEE Transactions on, vol. 17, pp. 211-221, 2006.
13. E. Chicca, D. Badoni, V. Dante, M. D'Andreagiovanni, G. Salina, L. Carota, S. Fusi, and P. Del Giudice, "A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory," Neural Networks, IEEE Transactions on, vol. 14, pp. 1297-1307, 2003.
14. C. Yajie, S. Hall, L. McDaid, O. Buiu, and P. Kelly, "On the Design of a Low Power Compact Spiking Neuron Cell Based on Charge-Coupled Synapses," in Neural Networks, 2006. IJCNN '06. International Joint Conference on, 2006, pp. 1511-1517.