An 80-dB SNR 4th-order discrete-time sigma-delta modulator

2011 International Symposium on Integrated Circuits, ISIC 2011

Volumn , Issue , 2011, Pages 230-233

  Kwon, Chan Keun ^a   Jeong, Chan Hui ^a   Min, Young Jae ^a   Jung, Young Mok ^a   Kim, Soo Won ^a  

^a Korea University   (South Korea)

Author keywords

Analog to digital converter; Comparator metastability; Compensation capacitor; Discrete time modulator

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; AUDIO APPLICATIONS; CLOCK GENERATOR; CMOS PROCESSS; COMPARATOR-METASTABILITY; COMPENSATION CAPACITOR; COMPENSATION CAPACITORS; DISCRETE-TIME; METASTABILITIES; QUANTIZERS; SAMPLING CLOCKS; SIGMA DELTA MODULATOR; SIGNAL BANDWIDTH; SIGNAL TO NOISE; SIGNAL TO NOISE AND DISTORTION RATIO; SINGLE-BIT; SUPPLY VOLTAGES; TOTAL POWER CONSUMPTION;

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATORS (OPTICAL); INTEGRATED CIRCUITS; SIGNAL TO NOISE RATIO;

MODULATORS;

EID: 84863057618     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISICir.2011.6131938     Document Type: Conference Paper

References (11)

1. S.R. Norsworthy, R. Schreier, and G.C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, IEEE Press, 1996.
2. S. Yan, and E. Sánchez-Sinencio, "A Continuous-Time ΣΔ Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, Jan. 2004.
3. B. Xia, S. Yan, and E. Sánchez-Sinencio, "An RC Time Constant Auto-Tuning Structure for High Linearity Continuous ΣΔ Modulator and Active Filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 11, pp. 2179-2188, Nov. 2004.
4. M.-Y. Choi, S.-N. Lee, S.-B. You, H.-J. Park, J.-W. Kim, H.-S. Lee, "A 101-dB SNR Hybrid Delta-Sigma Audio ADC using Post Integration Time Control," in Proc. IEEE CICC, Sept. 2008, pp. 89-92.
5. J. Chen, Y.P. Xu, "A 94dB SFDR 78dB DR 2.2MHz BW Multi-bit Delta-Sigma Modulator with Noise Shaping DAC," in Proc. IEEE CICC, Sept. 2007, pp. 69-72. (Pubitemid 351276935)
6. J.A. Cherry, W.M. Snelgrove, "Clock Jitter and Quantizer Metastability in Continuous-Time Delta-Sigma Modulators," IEEE Trans. Circuits Syst. II, Analog and Digital Signal Processing, vol. 46, no. 6, pp. 661-676, June 1999.
7. L. Yao, M. Steyaert, W. Sansen, Low-power Low-voltage Sigma-Delta Modulators in Nanometer CMOS, Springer, 2006.
8. The Mathworks, Inc., Category: Control Systems, File: SD Toolbox [Online].Available:http://www.mathworks.com/matlabcentral/fileexchange
9. J. Roh, S. Byun, Y. Choi, H. Roh, Y.-G. Kim, J.-K. Kwon, "A 0.9-V 60-uW 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008. (Pubitemid 351190204)
10. V. Colonna, G. Gandolfi, F. Stefani, A. Baschirotto, "A 10.7-MHz Self-Calibrated Switched-Capacitor-Based Multibit Second-Order Bandpass ΣΔ Modulator With On-Chip Switched Buffer," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1341-1346, Aug. 2004.
11. P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, A. Baschirotto, "Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 3, pp. 352-364, Mar. 2003.