Board-level functional fault diagnosis using learning based on incremental support-vector machines

Proceedings of the Asian Test Symposium

Volumn , Issue , 2012, Pages 208-213

  Ye, Fangming ^a   Zhang, Zhaobo ^b   Chakrabarty, Krishnendu ^a   Gu, Xinli ^b  

^a DUKE UNIVERSITY   (United States)

^b HUAWEI TECHNOLOGIES CO LTD   (China)

Author keywords

Board level diagnosis; Functional failure; Incremental learning; Machine learning; Support vector machine

Indexed keywords

BOARD-LEVEL; DIAGNOSIS SYSTEMS; ERROR OBSERVATION; FUNCTIONAL FAILURE; FUNCTIONAL FAULTS; HISTORICAL DATA; INCREMENTAL LEARNING; LEARNING METHODS; LOG INFORMATION; MACHINE LEARNING TECHNIQUES; SYNTHETIC DATA; TRAINING COMPLEXITY; TRAINING TIME; VOLUME PRODUCTION;

LEARNING SYSTEMS; SUPPORT VECTOR MACHINES;

VECTORS;

EID: 84872526297     PISSN: 10817735     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ATS.2012.49     Document Type: Conference Paper

References (18)

1. T. Vo et al., "Design for board and system level structural test and diagnosis, " in Proc. ITC, 2006.
2. S. Tourangeau and B. Eklow, "Test economics-what can a board/system test engineer do to influence supply operation metrics, " in Proc. ITC, 2006.
3. T. Chakraborty, C.-H. Chiang, and B. Van Treuren, "A practical approach to comprehensive system test & debug using boundary scan based test architecture, " in Proc. ITC, 2007.
4. Z. Conroy et al., "A practical perspective on reducing ASIC NTFs, " in Proc. ITC, pp. 340-349, 2005.
5. W. Fenton, T. McGinnity, and L. Maguire, "Fault diagnosis of electronic systems using intelligent techniques: a review, " IEEE Trans. on Sys., Man., and Cyber., Part C, vol. 31, pp. 269-281, 2001.
6. K. Parker, "The effects of defects on high-speed boards, " in Proc. ITC, pp. 178-187, 2005.
7. H. Kim et al., "At-speed interconnect test and diagnosis of external memories on a system, " in Proc. ITC, pp. 156-162, 2004.
8. H. Fang et al., "Diagnosis of board-level functional failures under uncertainty using Dempster-Shafer theory, " in IEEE Trans. CAD, vol. 31, pp. 817-830, 2012.
9. A. Darwiche, "Model-based diagnosis using structured system descriptions, " JAIR, vol. 8, pp. 165-222, 1998.
10. G. Friedrich, M. Stumptner, and F. Wotawa, "Model-based diagnosis of hardware designs, " JAIR, vol. 111, pp. 3-39, 1999.
11. Z. Zhang et al., "Board-level fault diagnosis using Bayesian inference, " in Proc. VTS, 2010.
12. Z. Zhang et al., "Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks, " in Proc. ITC, 2011.
13. Z. Zhang et al., "Diagnostic system based on support-vector machines for board-level functional diagnosis, " in Proc. ETS, pp. 170-175, 2012.
14. K. Parker, "Defect coverage of boundary-scan tests: what does it mean when a boundary-scan test passes?, " in Proc. ITC, pp. 181-189, 2003.
15. C. Cortes and V. Vapnik, "Support-vector networks, " Journal of Machine Learning, vol. 20, pp. 273-297, 1995.
16. J. Weston and C. Watkins, "Support vector machines for multi-class pattern recognition, " in Proc. ESANN, vol. 4, pp. 219-224, 1999.
17. C. Domeniconi and D. Gunopulos, "Incremental support vector machine construction, " in Proc. ICDM, pp. 589-592, 2001.
18. Incremental SVM Learning with multiclass support and probabilistic output. Software available at http://www-ti. informatik. uni-tuebingen. de/spueler/mcpIncSVM/.