Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2012, Pages 81-87

  Zhao, Jishen ^a   Xie, Yuan ^a,b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER AIDED DESIGN; COMPUTER GRAPHICS EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; GRAPHICS PROCESSING UNIT; PROGRAM PROCESSORS;

DATA MIGRATION; MEMORY ACCESS PATTERNS; MEMORY BANDWIDTHS; MEMORY LATENCIES; MEMORY TECHNOLOGY; MULTI-THREADING; POWER REDUCTIONS; SYSTEM THROUGHPUT;

MEMORY ARCHITECTURE;

EID: 84872285369     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2429384.2429400     Document Type: Conference Paper

References (21)

1. A. Al Maashri, G. Sun, X. Dong, V. Narayanan, and Y. Xie. 3d gpu architecture using cache stacking: performance, cost, power and thermal analysis. In Proceedings of the 2009 IEEE international conference on Computer design, ICCD'09, pages 254-259, 2009.
2. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt. Analyzing CUDA workloads using a detailed GPU simulator. In Proc. of Intl. Symp. on Performance Analysis of Systems and Software, pages 163-174, 2009.
3. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: a benchmark suite for heterogeneous computing. In Proc. of Intl. Symp. on Workload Characterization, pages 44-54, 2009.
4. G. Dhiman, R. Ayoub, and T. Rosing. PDRAM: a hybrid PRAM and DRAM main memory system. In Proceedings of the Design Automation Conference, pages 664-469, 2009.
5. X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi. Hybrid checkpointing using emerging nonvolatile memories for future exascale systems. ACM Trans. on Architecture and Code Optimization, 8:1-29, 2011.
6. X. Dong, C. Xu, Y. Xie, and N. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 31(7):994-1007, july 2012
7. Elpida. Introduction to GDDR5 SGRAM. http://www.elpida.com/pdfs/e1600e10. pdf
8. Hynix. GDDR5 SGRAM datasheet. http://www.hynix.com/products/graphics/.
9. K.-H. Kim, S. Hyun Jo, S. Gaba, and W. Lu. Nanoscale resistive memory with intrinsic diode characteristics and long endurance. Applied Physics Letters, 96(5):1-3, 2010.
10. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proc. of the Intl. Symp. on Microarchitecture., 2009
11. Micron. System-power calculator, http://www.micron.com/products/dram/ syscalc.html.
12. J. C. Mogul, E. Argollo, M. Shah, and P. Faraboschi. Operating system support for NVM+DRAM hybrid main memory. In Proceedings of the Conference on Hot Topics in Operating Systems, pages 14-14, 2009.
13. NVIDIA. CUDA SDK. http://www.nvidia.com/object/cudasdks.html
14. NVIDIA. GeForce GTX 480. http://www.nvidia.com/object/ productgeforcegtx480us.html
15. NVIDIA. Quadro FX5800 spec. http://www.nvidia.com/object/ productquadrofx5800us.html.
16. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam. Phase-change random access memory: a scalable technology. IBM Journal of Research and Development, 52:465-479, 2008
17. Samsung. Green memory solution. http://www.samsung.com/global/business/ semiconductor.
18. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie. Hybrid cache architecture with disparate memory technologies. In Proc. of the International Symposium on Computer Architecture, pages 34-45, 2009.
19. Y. Xie. Modeling, architecture, and applications for emerging non-volatile memory technologies. IEEE Computer Design and Test, 28:44-51, 2011.
20. C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. Design implications of memristor-based RRAM cross-point structures. In Proceedings of the Design, Automation and Test in Europe Conference, pages 1-6, 2011.
21. W.-K. S. Yu, R. Huang, S. Q. Xu, S.-E. Wang, E. Kan, and G. E. Suh. SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading. In Proceeding of the International symposium on Computer architecture, pages 247-258, 2011.