메뉴 건너뛰기




Volumn , Issue , 2012, Pages 334-337

Impact of front-back gate coupling on low frequency noise in 28 nm FDSOI MOSFETs

Author keywords

[No Author keywords available]

Indexed keywords

BACK-GATE BIAS; BIASING VOLTAGES; BURIED OXIDES; COUPLING EFFECT; GATE COUPLING; LF NOISE; LOW-FREQUENCY NOISE; MOSFETS; NOISE LEVELS; NOISE SOURCE; OXIDE TRAP DENSITY; REMOTE COULOMB SCATTERINGS; ULTRATHIN SILICON;

EID: 84870594336     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2012.6343401     Document Type: Conference Paper
Times cited : (16)

References (10)
  • 1
    • 47749097705 scopus 로고    scopus 로고
    • Fully-depleted soi technology using high-k and single-metal gate for 32 nm node lstp applications featuring 0. 179 μm2 6t-sram bitcell
    • C. Fenouillet-Beranger et al, "Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0. 179 μm2 6T-SRAM bitcell," Proc. IEDM'07, p. 267.
    • Proc. IEDM'07 , pp. 267
    • Fenouillet-Beranger, C.1
  • 2
    • 71049181314 scopus 로고    scopus 로고
    • High immunity to threshold voltage variability in undoped ultra-thin fdsoi mosfets and its physical understanding
    • O. Weber et al, "High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding," Proc. IEDM'08, p. 245.
    • Proc. IEDM'08 , pp. 245
    • Weber, O.1
  • 3
    • 70349280692 scopus 로고    scopus 로고
    • Comprehensive study on vth variability in silicon on thin box (sotb) cmos with small random-dopant fluctuation: Finding a way to further reduce variation
    • N. Sugii et al, "Comprehensive study on Vth variability in silicon on Thin BOX (SOTB) CMOS with small random-dopant fluctuation: Finding a way to further reduce variation," Proc. IEDM'08, p. 249.
    • Proc. IEDM' , vol.8 , pp. 249
    • Sugii, N.1
  • 4
    • 2942661718 scopus 로고    scopus 로고
    • Critical discussion of the front-back gate coupling effect on the low-frequency noise in fully depleted soi mosfets
    • E. Simoen, A. Mercha, C. Claeys, N. Lukyanchikova, "Critical Discussion of the Front-Back Gate Coupling Effect on the Low-Frequency Noise in Fully Depleted SOI MOSFETs," IEEE Trans on Electron Devices, 51, pp. 1008-1016 (2004
    • (2004) IEEE Trans on Electron Devices , vol.51 , pp. 1008-1016
    • Simoen, E.1    Mercha, A.2    Claeys, C.3    Lukyanchikova, N.4
  • 5
    • 33847263529 scopus 로고    scopus 로고
    • Low frequency noise in multi-gate soi cmos devices
    • L. Zafari, J. Jomaah, G. Ghibaudo, "Low frequency noise in multi-gate SOI CMOS devices," Solid State Electronics, 51, pp. 292-298 (2007)
    • (2007) Solid State Electronics , vol.51 , pp. 292-298
    • Zafari, L.1    Jomaah, J.2    Ghibaudo, G.3
  • 6
    • 67650457047 scopus 로고    scopus 로고
    • Suppression of 1/f noise in accumulation mode fd-soi mosfets on si(100) and (110) surfaces
    • W. Cheng et al, "Suppression of 1/f Noise in Accumulation Mode FD-SOI MOSFETs on Si(100) and (110) Surfaces," Noise and fluctuations, AIP Conf. Proc. , vol 1129, pp. 337-340 (2009
    • (2009) Noise and fluctuations, AIP Conf. Proc. , vol.1129 , pp. 337-340
    • Cheng, W.1
  • 7
    • 79958074032 scopus 로고    scopus 로고
    • New numerical low frequency noise model for front and buried oxide trap density characterization in fdsoi mosfets
    • J. El Husseini et al, "New numerical low frequency noise model for front and buried oxide trap density characterization in FDSOI MOSFETs,"Microelectr. Eng. 88, 1286-1290 (2011
    • (2011) Microelectr. Eng , vol.88 , Issue.1286-1290
    • El Husseini, J.1
  • 8
    • 44349173098 scopus 로고    scopus 로고
    • Modeling and simulation of coupling effect on low frequency noise in advanced soi mosfets
    • L. Zafari, J. Jomaah, G. Ghibaudo, "Modeling and simulation of coupling effect on low frequency noise in advanced SOI MOSFETs," Fluctuation and Noise Letters, 8, L87-L94 (2008
    • (2008) Fluctuation and Noise Letters , vol.8
    • Zafari, L.1    Jomaah, J.2    Ghibaudo, G.3
  • 9
    • 84866551621 scopus 로고    scopus 로고
    • 28nm fdsoi technology platform for high-speed low-voltage digital applications
    • in press
    • N. Planes et al, "28nm FDSOI Technology Platform for High-Speed Low-Voltage Digital Applications," VLSI Technology Symp. , in press (2012
    • (2012) VLSI Technology Symp.
    • Planes, N.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.