A flexible 500 MHz to 3.6 GHz wireless receiver with configurable DT FIR and IIR filter embedded in a 7b 21 MS/s SAR ADC

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 12, 2012, Pages 2846-2857

  Lin, David T ^a,b   Li, Li ^a   Farahani, Shahin ^c,d   Flynn, Michael P ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Department of Qualcomm ^*  (United States)

^c FREESCALE SEMICONDUCTOR INC   (United States)

^d QUALCOMM INC   (United States)

Author keywords

Analog discrete time filter; configurable filter; SAR ADC; wireless receiver

Indexed keywords

BROADBAND AMPLIFIERS; FIR FILTERS; IEEE STANDARDS; LOW NOISE AMPLIFIERS; MICROWAVE FILTERS; MIXER CIRCUITS;

BASEBAND AMPLIFIERS; CONFIGURABLE FILTER; DISCRETE-TIME FILTERS; FIR AND IIR FILTERS; RESISTANCE REQUIREMENTS; SAR ADC; SOFTWARE-CONFIGURABLE; WIRELESS RECEIVERS;

IIR FILTERS;

EID: 84870551694     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2206457     Document Type: Article

References (20)

1. Z. Xu, S. Jiang, and Y. Wu et al., "A compact dual-band direct-conversion CMOS transceiver for 802.11 a/b/g WLAN," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 98-99.
2. W. Kluge, F. Poegel, and H. Roller et al., "A fully integrated 2.4 GHz IEEE 802.15.4 compliant transceiver for ZigBee applications," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 1470-1479.
3. S. Karvonen, T. Riley, and J. Kostamovaara, "A low noise quadrature subsampling mixer," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2001, pp. 790-793.
4. S. Karvonen, T. Riley, S. Kurtti, and J. Kostamovaara, "A quadrature charge-domain sampler with embedded FIR and IIR filtering functions," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 507-515, Feb. 2006. (Pubitemid 43172567)
5. R. Staszewski, K. Muhammad, and D. Leipold et al., "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
6. R. Bagheri, A. Mirzaei, and S. Chehrazi et al., "An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876, Dec. 2006.
7. J. Borremans, G. Mandal, V. Giannini, T. Sano, and M. Ingels, "A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 62-64.
8. A. Mirzaei, H. Darabi, and D. Murphy, "A low-power process-scalable superheterodyne receiver with integrated high-Q filters," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 60-61.
9. J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 246-247.
10. P. Harpe, C. Zhou, and X. Wang et al., "A 30 fJ/conversion-step 8 b 0-to-10 MS/s asynchronous SAR ADC in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 388-389.
11. D. T. Lin, L. Li, S. Farahani, and M. P. Flynn, "A flexible 500 MHz to 3.6 GHz wireless receiver with configurable DT FIR and IIR filter embedded in a 7b 21 MS/s SAR ADC," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2010, pp. 1-4.
12. S. Wang, A. Niknejad, and R. Brodersen, "Design of a sub-mW 960-MHz UWB CMOS LNA," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2449-2456, Nov. 2006. (Pubitemid 44711602)
13. S. Chehrazi, A. Mirzaei, and A. A. Abidi, "Noise in current-commutating passive FET mixers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 2, pp. 332-344, Feb. 2010.
14. M. Camus, B. Butaye, and L. Garcia et al., "A 5.4 mW 0.07 mm 2.4 GHz front-end receiver in 90 nm CMOS for IEEE 802.15.4 WPAN," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 368-369.
15. J.Kang, D. T. Lin, L. Li, andM. P. Flynn, "Areconfigurable FIR filter embedded in a 9 b successive approximation ADC," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2008, pp. 711-714.
16. Part 15.4:WirelessMedium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs), IEEE Standard 802.15.4, 2006.
17. S. Lanzisera and K. S. J. Pister, "Theoretical and practical limits to sensitivity in IEEE 802.15.4 receivers," in IEEE Int. Conf. Electronics, Circuits, and Systems, Dec. 2007.
18. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE Standard 802.11, 2007.
19. A. Liscidini, M. Tedeschi, and R. Castello, "A 2.4 GHz 3.6 mW 0.35 mm quadrature front-end RX for ZigBee and WPAN applications," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 370-371.
20. G. Retz, H. Shanan, and K. Mulvaney et al., "A highly integrated lowpower 2.4 GHz transceiver using a direct-conversion diversity receiver in 0.18 m CMOS for IEEE802.15.4 WPAN," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 414-415.