A quadrature charge-domain sampler with embedded FIR and IIR filtering functions

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 2, 2006, Pages 507-515

  Karvonen, Sami ^a,b   Riley, Thomas A D ^a,b   Kurtti, Sami ^a,b   Kostamovaara, Juha ^a,b,c  

^a IEEE   (Finland)

^b UNIVERSITY OF OULU   (Finland)

^c Electronics Laboratory   (Finland)

Author keywords

Charge domain; Complex filters; Quadrature downconversion; Radio receivers; Subsampling

Indexed keywords

CHARGE DOMAIN; COMPLEX FILTERS; QUADRATURE DOWNCONVERSION; SUBSAMPLING;

EMBEDDED SYSTEMS; IIR FILTERS; MAGNETIC FILTERS; QUADRATURE AMPLITUDE MODULATION; RADIO RECEIVERS; SIGNAL PROCESSING;

FIR FILTERS;

EID: 31644451887     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.857357     Document Type: Article

References (9)

1. J. Crols and M. S. J. Steyaert, "Low-IF topologies for high-performance analog front ends of fully integrated receivers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 269-282, Mar. 1998.
2. A. K. Ong and B. A. Wooley, "A two-path bandpass Σ△ A modulator for digital IF extraction at 20 MHz," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1920-1934, Dec. 1997.
3. S. Karvonen, T. Riley, and J. Kostamovaara, "A hilbert sampler/filter and complex bandpass SC filter for I/Q demodulation," in Proc. ESSCIRC, Stockholm, Sweden, Sep. 2000, pp. 252-255.
4. K. Muhammad et al., "A discrete-time bluetooth receiver in a 0.13 μm digital CMOS process," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 268-277.
5. S. Karvonen, T. Riley, and J. Kostamovaara, "A low noise quadrature subsampling mixer," in Proc. ISCAS, vol. 4, Sydney, NSW, Australia, May 2001, pp. 790-793.
6. _"On the effects of timing jitter in charge sampling," in Proc. ISCAS, vol. 1, Bangkok, Thailand, May 2003, pp. 129-132.
7. _, "Charge sampling mixer with △Σ quantized impulse response," in Proc. ISCAS, vol. 1, Phoenix, AZ, May 2002, pp. 129-132.
8. C. A. Laber and P. R. Gray, "A 20 MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 462-170, Apr. 1993.
9. J. Yuan and C. Svensson, "New single-clock CMOS latches and flip-flops with improved speed and power savings," IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 62-69, Jan. 1997.