Managing moore's Law: A survival guide for VLSI circuit manufacturers

2012 Proceedings of Portland International Center for Management of Engineering and Technology: Technology Management for Emerging Technologies, PICMET'12

Volumn , Issue , 2012, Pages 2715-2753

  Weber, Charles M ^a   Yang, Jiting ^a  

^a PORTLAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMPIRICAL STUDIES; INVESTMENT DECISIONS; LEADING EDGE; MANUFACTURING PROCESS; MOORE'S LAW; ORGANIZATIONAL PERFORMANCE; RETURN ON INVESTMENTS; SCENARIO PLANNING;

INDUSTRIAL MANAGEMENT; INVESTMENTS; MANUFACTURE; PROFITABILITY; TECHNOLOGY;

VLSI CIRCUITS;

EID: 84867946472     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, 1965, pp. 114-117.
2. T. R. Anderson, R. Fare, S. Grosskopf, et al., "Further examination of Moore's Law with data envelopment analysis," Technological Forecasting and Social Change, Vol. 69, No. 5, 2002, pp. 1178-1187.
3. W. Trybula, "Presentation of International SEMATECH's Global Economic Model," Portland, Oregon, May 20, 2003.
4. C. M. Weber and A. Fayed, "Scale, scope and speed: Managing the challenges of semiconductor manufacturing," IEEE Transactions on Semiconductor Manufacturing, Vol. 23, No. 1, February 2010, pp. 30-38.
5. R. C. Leachman and S. Ding, "Integration of speed economics into decision-making for manufacturing management," International Journal of Production Economics, 2007, pp. 39-55. (Pubitemid 46241854)
6. C. Terwiesch and R. E. Bohn, "Learning and process improvement during production ramp-up," International Journal of Production Economics, Vol. 70, No 1, 2001, pp. 1-19. (Pubitemid 32160564)
7. C. J. G. Gersick, "Time and transition in work teams: Toward a new model of group development," Academy of Management Journal, Vol. 31, No. 1, 1988, pp. 9-41.
8. C. Weber, "Yield Learning and the Sources of Profitability in Semiconductor Manufacturing and Process Development," IEEE Transactions on Semiconductor Manufacturing, Vol. 17, No. 4, November 2004, pp. 590-596.
9. M. Porter, "Note on the structural analysis of industries," Harvard Business School Case Study 9-376-054, 1983.
10. R. S. Pindyck & D. L. Rubinfeld, Microeconomics, Upper Saddle River, NJ: Prentice Hall, 1998.
11. P. Silverman, "Capital productivity: Major challenge for the semiconductor industry," Solid State Technology, Vol. 37, No. 3, 1994, p. 104.
12. J. Yang, C. M. Weber and P. Gabella, "Enabling collaborative solutions across the semiconductor manufacturing ecosystem," Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference, Saratoga Springs, NY, May 14-16, 2012.
13. P. Gabella and C. M. Weber, "Synchronizing innovation: The case of semiconductor lithography," Proceedings of PICMET '10, Phuket, Thailand, July 18-22, 2010
14. C. M. Weber and A. Fayed, "Optimizing your position on the operating curve: How can a fab truly maximize its performance?" IEEE Transactions on Semiconductor Manufacturing, Vol. 23, No. 1, February 2010, pp. 21-29.
15. Yin, R. K., Case Study Research, Sage Publishing, Newbury Park, CA, 1994.
16. K. M. Eisenhardt, "Building theories from case study research," Academy of Management Review, Vol. 16, 1989, pp. 620-627.
17. Miles, M. B., and Huberman, A. M. Qualitative Data Analysis, Sage, Beverly Hills, CA, 1984.
18. C. M. Weber, "Characterizing the value of technological knowledge for lean manufacturing," Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference, Saratoga Springs, NY, May 16, 2011.
19. L. Argote and D. Epple, "Learning curves in manufacturing," Science, Vol. 247, 1990, pp. 920-924.
20. K. Mishina, "Learning by new experiences: Revisiting the Flying Fortress learning curve," In Lamoreaux et al. (eds.) Learning by doing in markets, firms and countries, A National Bureau of Economic Research Conference Report. The University of Chicago Press, Chicago, IL. 1999.
21. G. P. Pisano, "Learning before doing in the development of new process technology," Research Policy, Vol. 25, 1996, pp. 1097-1119. (Pubitemid 126364761)
22. S. S. Aurand and P. J. Miller, "The operating curve: A method to measure and benchmark manufacturing line productivity," IEEE/SEMI-ASMC, Sept. 10-12, 1997, pp. 391 - 397.
23. W. I. Zangwill and P. B. Kantor, "Toward a theory of continuous improvement," Management Science Vol. 44, No. 7, 1998, pp. 910-920.
24. J. A. Cunningham, "The use and evaluation of yield models in integrated circuit manufacturing," IEEE Transactions on Semiconductor Manufacturing, Vol. 3, No. 2, May 1990, pp. 60-71.
25. R. E. Bohn, "Noise and learning in semiconductor manufacturing," Management Science, Vol. 41, No. 1, 1995, pp. 31-42.
26. R. E. Bohn and C. Terwiesch, "The economics of yield-driven processes," Journal of Operations Management, vol. 18, no. 1, 1999, pp. 41-59.
27. U. E. Reinhardt, "Break-even analysis for Lockheed's Tri Star: An application of financial theory," The Journal of Finance, September 1973, Vol. 28, No. 4, pp. 821-838.
28. C. M. Weber, "Do learning organizations have strokes of genius?" Proceedings of PICMET '06, Istanbul, Turkey, July 8-13, 2006.
29. C. Weber, " Knowledge Transfer and the Limits to Profitability: An Empirical Study of Problem-Solving Practices in the Semiconductor Industry," IEEE Transactions of Semiconductor Manufacturing, Vol. 15, No. 4, November, 2002, pp. 420-426.
30. R. E. Bohn, "Measuring and Managing Technological Knowledge," Sloan Management Review Vol. 36, No. 1, Fall 1994, pp. 61-73.
31. C. Weber, V. Sankaran, K. Tobin, and G. Scher, "Quantifying the value of ownership of yield analysis technologies," IEEE Transactions of Semiconductor Manufacturing, Vol. 15(4) Nov. 2002, pp. 411-419.