Looking back and looking forward: Power, performance, and upheaval

Communications of the ACM

Volumn 55, Issue 7, 2012, Pages 105-114

  Esmaeilzadeh, Hadi ^a   Cao, Ting ^b   Yang, Xi ^b   Blackburn, Stephen M ^b   McKinley, Kathryn S ^c,d  

^a UNIVERSITY OF WASHINGTON   (United States)

^b AUSTRALIAN NATIONAL UNIVERSITY   (Australia)

^c MICROSOFT RESEARCH   (United States)

^d University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP POWER; DIVERSE APPLICATIONS; FUTURE APPLICATIONS; MICRO ARCHITECTURES; MICRO-ARCHITECTURE DESIGN; MICROPROCESSOR DESIGNS; MULTI-CORE PROCESSOR; POWER OPTIMIZATION; POWER PROFILE; REAL MEASUREMENTS; SYSTEM SOFTWARES;

C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; HARDWARE; OPTIMIZATION; RESEARCH;

BENCHMARKING;

EID: 84863752817     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/2209249.2209272     Document Type: Article

References (19)

1. Azizi, O., Mahesri, A., Lee, B.C., Patel, S.J., Horowitz, M. Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis. In ISCA (2010).
2. Blackburn, S.M. et al. Wake up and smell the coffee: Evaluation methodologies for the 21st century. CACM 51, 8 (2008), 83-89.
3. Bohr, M. A 30 year retrospective on Dennard's MOSFET scaling paper. IEEE SSCS Newsletter 12, 1 (2007), 11-13 (http://dx.doi.org/10.1109/N-SSC.2007. 4785534).
4. David, H., Gorbatov, E., Hanebutte, U.R., Khanna, R., Le, C. RAPL: memory power estimation and capping. In ISLPED (2010).
5. Emer, J.S., Clark, D.W. A characterization of processor performance in the VAX - 11/780. In ISCA (1984).
6. Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., Burger, D. Dark silicon and the end of multicore scaling. In ISCA (2011).
7. Fan, X., Weber, W.D., Barroso, L.A. Power provisioning for a warehouse-sized computer. In ISCA (2007).
8. Hardavellas, N., Ferdman, M., Falsafi, B., Ailamaki, A. Toward dark silicon in servers. IEEE Micro 31, 4 (2011), 6-15.
9. Hrishikesh, M.S., Burger, D., Jouppi, N.P., Keckler, S.W., Farkas, K.I., Shivakumar, P. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In International Symposium on Computer Architecture (2002).
10. Isci, C., Martonosi, M. Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO (2003).
11. ITRS Working Group. International technology roadmap for semiconductors, 2011.
12. Le Sueur, E., Heiser, G. Dynamic voltage and frequency scaling: the laws of diminishing returns. In HotPower (2010).
13. Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P. McPAT : an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO (2009).
14. Li, Y., Lee, B., Brooks, D., Hu, Z., Skadron, K. CMP design space exploration subject to physical contraints. In HPCA (2006).
15. Moore, G.E. Cramming more components onto integrated circuits. Electronics 38, 8 (19 Apr 1965), 114-117.
16. Mudge, T. Power: a first-class architectural design constraint. Computer 34, 4 (Apr. 2001), 52-58.
17. Sasanka, R., Adve, S.V., Chen, Y.K., Debes, E. The energy efficiency of CMP vs. SMT for multimedia workloads. In ICS (2004).
18. Singhal, R. Inside Intel next generation Nehalem microarchitecture. Intel Developer Forum (IDF) presentation (August 2008), 2011.
19. Tullsen, D.M., Eggers, S.J., Levy, H.M. Simultaneous multithreading: maximizing on-chip parallelism. In ISCA (1995).