-
1
-
-
84903197577
-
-
nVIDIA Tegra. http://www.nvidia.com/object/tegra-superchip.html.
-
NVIDIA Tegra
-
-
-
2
-
-
84863543912
-
-
Intel Atom D525. http://ark.intel.com/products/49490.
-
Intel Atom D525
-
-
-
4
-
-
84863549819
-
-
Fujitsu LOOX. http://solutions.us.fujitsu.com/LOOX/.
-
Fujitsu LOOX
-
-
-
5
-
-
70450243083
-
Hybrid Cache Architecture with Disparate Memory Technologies
-
X. Wu et al. Hybrid Cache Architecture with Disparate Memory Technologies. In ISCA, 2009.
-
(2009)
ISCA
-
-
Wu, X.1
-
6
-
-
51549109199
-
Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement
-
X. Dong et al. Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement. In DAC, 2008.
-
(2008)
DAC
-
-
Dong, X.1
-
7
-
-
77957864471
-
A Multi-level-cell Spin-transfer Torque Memory with Series-stacked Magnetotunnel Junctions
-
T. Ishigaki et al. A Multi-level-cell Spin-transfer Torque Memory with Series-stacked Magnetotunnel Junctions. In Symposium on VLSI Technology, 2010.
-
Symposium on VLSI Technology, 2010
-
-
Ishigaki, T.1
-
9
-
-
57849086461
-
Demonstration of multilevel cell spin transfer switching in mgo magnetic tunnel junctions
-
X. Lou et al. Demonstration of multilevel cell spin transfer switching in mgo magnetic tunnel junctions. Applied Physics Letters, 2008.
-
(2008)
Applied Physics Letters
-
-
Lou, X.1
-
10
-
-
80052777077
-
Processor Caches with Multi-level Spin-transfer Torque RAM Cells
-
Y. Chen et al. Processor Caches with Multi-level Spin-transfer Torque RAM Cells. In ISLPED, 2011.
-
(2011)
ISLPED
-
-
Chen, Y.1
-
11
-
-
34548817649
-
A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram
-
M. Hosomi et al. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In IEDM, 2005.
-
(2005)
IEDM
-
-
Hosomi, M.1
-
12
-
-
70350741498
-
Improving STT MRAM Storage Density through Smaller-than-worst-case Transistor Sizing
-
W. Xu et al. Improving STT MRAM Storage Density through Smaller-than-worst-case Transistor Sizing. In DAC, 2009.
-
(2009)
DAC
-
-
Xu, W.1
-
14
-
-
84863543911
-
-
HP CACTI. http://www.hpl.hp.com/research/cacti/.
-
HP CACTI
-
-
-
15
-
-
79959303518
-
Fully integrated 54nm STT-RAM with the Smallest Bit Cell Dimension for High Density Memory Application
-
S. Chung et al. Fully integrated 54nm STT-RAM with the Smallest Bit Cell Dimension for High Density Memory Application. In IEDM, 2010.
-
(2010)
IEDM
-
-
Chung, S.1
-
16
-
-
76349088483
-
Energy Reduction for STT-RAM using Early Write Termination
-
P. Zhou et al. Energy Reduction for STT-RAM using Early Write Termination. In ICCAD, 2009.
-
(2009)
ICCAD
-
-
Zhou, P.1
-
17
-
-
0035696665
-
Handling Long-latency Loads in a Simultaneous Multithreading Processor
-
D. Tullsen and J. Brown. Handling Long-latency Loads in a Simultaneous Multithreading Processor. In MICRO, 2001.
-
(2001)
MICRO
-
-
Tullsen, D.1
Brown, J.2
-
18
-
-
79955889816
-
Relaxing Non-volatility for Fast and Energy-efficient STT-RAM Caches
-
C. Smullen et al. Relaxing Non-volatility for Fast and Energy-efficient STT-RAM Caches. In HPCA, 2011.
-
(2011)
HPCA
-
-
Smullen, C.1
-
19
-
-
64949106457
-
A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs
-
G. Sun et al. A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs. In HPCA, 2009.
-
(2009)
HPCA
-
-
Sun, G.1
-
20
-
-
76749111585
-
Characterizing Flash Memory: Anomalies, Observations, and Applications
-
L. Grupp et al. Characterizing Flash Memory: Anomalies, Observations, and Applications. In MICRO, 2009.
-
(2009)
MICRO
-
-
Grupp, L.1
|