Soft information for LDPC decoding in flash: Mutual-information optimized quantization

GLOBECOM - IEEE Global Telecommunications Conference

Volumn , Issue , 2011, Pages

  Wang, Jiadong ^a   Courtade, Thomas ^a   Shankar, Hari ^b   Wesel, Richard D ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Inphi Corp   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRAIC CODES; AWGN CHANNEL; BCH CODE; BLOCK ERROR RATES; ERROR CORRECTION CODING; HIGH DENSITY; HIGH-CAPACITY; INPUT AND OUTPUTS; LDPC DECODER; LOW-DENSITY PARITY-CHECK CODES; MULTILEVEL CELL; MULTIPLE CELLS; MUTUAL INFORMATIONS; NAND FLASH MEMORY; REFERENCE VOLTAGES; SOFT INFORMATION; STORAGE CAPACITY;

CODING ERRORS; COMMUNICATION; OPTIMIZATION; RADIO SYSTEMS;

FLASH MEMORY;

EID: 84863127171     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.2011.6134417     Document Type: Conference Paper

References (17)

1. Y. Li, S. Lee, and et al. A 16 Gb 3b/cell NAND Flash Memory in 56nm With 8MB/s Write Rate. In Proc. of ISSCC, pages 506-632, Feb. 2008.
2. C. Trinh, N. Shibata, and et al. A 5.6MB/s 64 Gb 4b/Cell NAND Flash Memory in 43nm CMOS. In Proc. of ISSCC, page 246, Feb. 2009.
3. J.-D. Lee, S.-H. Hur, and J.-D. Choi. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Device Letters, 23(5):264-266, May 2002. (Pubitemid 34630852)
4. T. Richardson, M. Shokrollahi, and R. Urbanke. Design of capacity-approaching irregular low-density parity-check codes. IEEE Trans. Inform. Theory, 47(2):616-637, Feb. 2001.
5. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti. Introduction to Flash Memory. Proc. IEEE, 91(4), April 2003.
6. Y. Maeda and K. Haruhiko. Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes. In 24th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, Chicago, IL, Oct. 2009.
7. S. Li and T. Zhang. Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding. IEEE Trans. VLSI Systems, 18(10):1412-1420, Oct. 2010.
8. G. Dong, N. Xie, and T. Zhang. On the Use of Soft-Decision Error-Correcting Codes in NAND Flash Memory. IEEE Trans. Circ. and Sys., 58(2):429-439, Feb. 2011.
9. T. Tian, C. Jones, J. D. Villasenor, and R. D. Wesel. Selective Avoidance of Cycles in Irregular LDPC Code Construction. IEEE Trans. Comm., 52(8):1242-1247, Aug. 2004.
10. X.-Y. Hu, E. Eleftheriou, and D.-M. Arnold. Progressive edge-growth Tanner graphs. In Proc. IEEE GLOBECOM, San Antonio, TX, Feb. 2001.
11. T. Richardson. Error-floors of LDPC codes. In Proc. 41st Annual Allerton Conf., Monticello, IL, Oct. 2003.
12. J. Wang, L. Dolecek, and R.D. Wesel. Controlling LDPC Absorbing Sets via the Null Space of the Cycle Consistency Matrix. In Proc. IEEE Int. Conf. on Comm. (ICC), Kyoto, Japan, June. 2011.
13. J. Wang, L. Dolecek, and R. D Wesel. LDPC Absorbing Sets, the Null Space of the Cycle Consistency Matrix, and Tanner's Constructions. In Proc. Info. Theory and Appl. Workshop, San Diego, CA, Feb. 2011.
14. M. Ivkovic, S. K. Chilappagari, and B. Vasic. Eliminating trapping sets in low-density parity-check codes by using Tanner graph covers. IEEE Trans. Inform. Theory, 54(8):3763-3768, Aug. 2008.
15. D. V. Nguyen, B. Vasic, and M. Marcellin. Structured LDPC Codes from Permutation Matrices Free of Small Trapping Sets. In Proc. IEEE Info. Theory Workshop (ITW), Dublin, Ireland, Sept. 2010.
16. Q. Huang, Q. Diao, S. Lin, and K. Abdel-Ghaffar. Cyclic and quasicyclic LDPC codes: new developments. In Proc. Info. Theory and Appl. Workshop, San Diego, CA, Feb. 2011.
17. A. Ramamoorthy and R. D. Wesel. Construction of Short Block Length Irregular LDPC Codes. In Proc. IEEE Int. Conf. on Comm. (ICC), Paris, France, June. 2004.