Unequal-error-protection codes in SRAMs for mobile multimedia applications

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2011, Pages 21-27

  Yang, Xuebei ^a   Mohanram, Kartik ^b  

^a Rice University   (United States)

^b University of Pittsburgh   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODING/DECODING; ERROR CORRECTING CODE; LOW SUPPLY VOLTAGES; MEAN SQUARED ERROR; MOBILE MULTIMEDIA APPLICATIONS; MOTION VECTORS; MULTIMEDIA APPLICATIONS; OPTIMIZATION ALGORITHMS; PEAK SIGNAL-TO-NOISE RATIO; PROTECTION LEVEL;

ALGORITHMS; CODES (SYMBOLS); COMPUTER AIDED DESIGN; IMAGE PROCESSING; OPTICAL DATA PROCESSING; SIGNAL TO NOISE RATIO;

DYNAMIC PROGRAMMING;

EID: 84862958709     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2011.6105300     Document Type: Conference Paper

References (27)

1. K. Zhang, Embedded memories for nano-scale VLSIs. Springer, 2009.
2. H. Qin et al., "SRAM leakage suppression by minimizing standby supply voltage," in Intl. Symposium on Quality Electronic Design, pp. 55-60, 2004.
3. J. Kulkarni et al., "A 160 mV robust Schmitt trigger based subthreshold SRAM," IEEE Journal of Solid-State Circuits, vol. 42, pp. 2303-2313, 2007.
4. L. Chang et al., "Stable SRAM cell design for the 32 nm node and beyond," in Symposium on VLSI technology, pp. 128-129, 2005.
5. B. Calhoun and A. Chandrakasan, "A 256 kb sub-threshold SRAM in 65nm CMOS," in IEEE Intl. Solid-State Circuits Conference, pp. 480-481, 2006.
6. W. Y. Choi et al., "Tunneling field-effect transistors (TFETs) with sub-threshold swing (SS) less than 60 mV/dec," IEEE Electron Device Letters, vol. 28, pp. 743-745, 2007.
7. J. Kim et al., "Multi-bit error tolerant caches using two-dimensional error coding," in Intl. Symposium on Microarchitecture, pp. 197-209, 2007.
8. Z. Chishti et al., "Improving cache lifetime reliability at ultra-low voltages," in Intl. Symposium on Microarchitecture, pp. 89-99, 2009.
9. S. Zhou et al., "Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC," in IEEE Intl. Conference on Computer Design, pp. 112-117, 2010.
10. R. Datta and N. Touba, "Post-manufacturing ECC customization based on orthogonal Latin square codes and its application to ultra-low power caches," in IEEE Intl. Test Conference, pp. 1-7, 2010.
11. I. Chang et al., "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors," in Design Automation Conference, pp. 670-675, 2009.
12. M. Cho et al., "Accuracy-aware SRAM: A reconfigurable low power SRAM architecture for mobile multimedia applications," in Asia and South Pacific Design Automation Conference, pp. 823-828, 2009.
13. X. Li, "Maximum-information storage system: Concept, implementation and application," in Intl. Conference on Computer-Aided Design, pp. 39-46, 2010.
14. C. Claus et al., "High performance FPGA based optical flow calculation using the census transformation," in IEEE Intelligent Vehicles Symposium, pp. 1185-1190, 2009.
15. M. Horigochi and K. Itoh, Nanoscale memory repair. Springer, 2011.
16. Z. Wang et al., "Image quality assessment: From error visibility to structural similarity," IEEE Trans. Image Processing, vol. 13, pp. 600-612, 2004.
17. S. Borade et al., "Unequal error protection: An information- theoretic perspective," IEEE Trans. Information Theory, vol. 55, pp. 5511-5539, 2009.
18. F. MacWilliams and N. Sloane, The theory of error correcting codes. North-Holland, 1981.
19. H. Hsiao et al., "Orthogonal Latin square codes," IBM Journal of Research and Development, vol. 14, pp. 390-394, 1970.
20. J. Wang et al., "SRAM parametric failure analysis," in Design Automation Conference, pp. 496-501, 2009.
21. Y. Cao et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Custom Integrated Circuits Conference, pp. 201-204, 2000.
22. K. Agarwal and S. Nassif, "Statistical analysis of SRAM cell stability," in Design Automation Conference, pp. 57-62, 2006.
23. B. Masnick and J.Wolf, "On linear unequal error protection codes," IEEE Trans. Information Theory, vol. 13, pp. 600-607, 1967.
24. J. Ihm et al., "An 80nm 4Gb/s/pin 32b 512Mb GDDR4 graphics DRAM with low-power and low-noise data-bus inversion," in IEEE Intl. Solid-State Circuits Conference, p. 492, 2007.
25. B. Sklar, Digital communications: fundamentals and applications. Prentice Hall, 2001.
26. The USC-SIPI Image Database. http://sipi.usc.edu/database/.
27. T. Gautama et al., "A phase-based approach to the estimation of the optical flow field using spatial filtering," IEEE Trans. Neural Networks, vol. 13, pp. 1127-1136, 2002.