An approach to code compression for CGRA

Proceedings of the 3rd Asia Symposium on Quality Electronic Design, ASQED 2011

Volumn , Issue , 2011, Pages 240-245

  Park, Seongsik ^a   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

Author keywords

CGRA; code compression; DLP; ILP; multimedia

Indexed keywords

CGRA; CODE COMPRESSION; DLP; ILP; MULTIMEDIA;

CODES (SYMBOLS); MEMORY ARCHITECTURE;

CACHE MEMORY;

EID: 84862952352     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASQED.2011.6111753     Document Type: Conference Paper

References (15)

1. E. Salami and M. Valero, "A vector-μSIMD-VLIW architecture for multimedia applications," in Proc. ICPP-05, June 2005.
2. K. Choi, "Coarse-grained reconfigurable array: architecture and application mapping, "IPSJ Transactions on System LSI Design Methodology, vol. 4, pp.31-46, Feb. 2011.
3. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, "ADRES: an architecture with tightly coupled VLIW processor and coarse grained reconfigurable matrix," in Proc. FPL, Sep. 2003.
4. T. Miyamori and K. Olukotun, "A quantitative analysis of reconfigurable coprocessors for multimedia applications," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., Apr. 1998.
5. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E.M. C. Filho, "Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 465-481, May 2000.
6. D. Lee, M. Jo, K. Han, and K. Choi, "FloRA: coarse-grained reconfigurable Architecture with floating-point operation capability," in Proc. FPT, Dec. 2009.
7. A. Wolfe and A. Chanin, "Executing Compressed Programs on an Embedded RISC Architecture," in Proc. MICRO, Dec. 1992.
8. IBM. PowerPC Code Compression Utility User's Manual, Version 3.0, 1998.
9. C. Lefurgy, P. Bird, I. Chen, and T. Mudge, "Improving code density using compression techniques," in Proc. MICRO, 1997.
10. N. Ishiura and M. Yamaguchi, "Instruction code compression for application specific VLIW processors based on automatic field partitioning," in Proc. Workshop on Synthesis and System Integration of Mixed Technologies, Dec. 1997.
11. S. Nam, I. Park and C. Kyung, "Improving dictionary-based code compression in VLIW architectures,"IEICE Trans. Fundamentals, pp.2318-2324, Nov. 1999.
12. C.H. Lin, Y. Xie, and W. Wolf, "Code compression for VLIW embedded systems using a self-generating table," IEEE Trans. VLSI, vol. 15, no. 10, pp 1160-1171, Oct. 2007. (Pubitemid 47460377)
13. Y. Xie, W. Wolf, and H. Lehtsas, "Compression ratio and decompression overhead tradeoffs in code compression for VLIW architectures," in Proc. Int. Conf. on ASIC, Oct. 2001.
14. Y. Kim and R.N. Mahapatra, "Dynamic context compression for low-power coarse-grained reconfigurable architecture," IEEE Trans. VLSI, vol. 18, no. 1, pp. 15-28, Jan. 2010.
15. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. DATE, Mar. 2005.