A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 1110-1113

  Sabry, Mohamed M ^a   Atienza, David ^a   Catthoor, Francky ^b  

^a EPFL   (Switzerland)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; ERRORS; FAILURE ANALYSIS; ION BEAMS; PROGRAMMABLE LOGIC CONTROLLERS; STATIC RANDOM ACCESS STORAGE;

ERROR FREE OPERATIONS; ERROR MITIGATION; HARD CONSTRAINTS; IN-PROCESS TECHNOLOGY; MITIGATION SCHEMES; OPTIMIZATION PROBLEMS; SYSTEM DESIGNERS; SYSTEMS ON CHIPS;

SYSTEM-ON-CHIP;

EID: 84862102118     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2012.6176661     Document Type: Conference Paper

References (15)

1. M. Agostinelli et al. Random Charge Effects for PMOS NBTI in Ultra-Small Gate Area Devices. In IRPS'05, 2005.
2. S. Mitra. Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges. In DATE'08, 2008.
3. P. Kongetira et al. Niagara: a 32-Way Multithreaded SPARC Processor. IEEE Micro, 25, 2005.
4. S. S. Pyo et al. 45nm Low-Power Embedded Pseudo-SRAM with ECC-Based Auto-Adjusted Self-Refresh Scheme. In ISCAS'09, 2009.
5. E. Ibe et al. Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule. IEEE Transactions on Electron Devices, 57, 2010.
6. S. Paul et al. Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache. IEEE Transactions on Computers, 60, 2011.
7. J. Kim et al. Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In MICRO-40, 2008.
8. M. May et al. A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder. In DATE'08, 2008.
9. M. S. Gupta et al. DeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Processors. In HPCA'08, 2008.
10. K. Lee et al. Mitigating the Impact of Hardware Defect on Multimedia Application - A Cross-Layer Approach. In MM'08, 2008.
11. Ch. Lee et al. MediaBench: a Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In MICRO'97, 1997.
12. NXP ARM-Based Microntrollers. http://www.nxp.com/documents/data sheet/LH7A400 N.pdf.
13. CACTI: an Integrated Access Time, Cycle Time, Area, Leakage, and Dynamic Power Model for Cache Architectures. http://www.cs.utah.edu/ rajeev/cacti6/.
14. L. Leem et al. ERSA: Error Resilient System Architecture For Probabilistic Applications. In DATE'10, 2010.
15. L. Benini et al. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. Journal of VLSI Signal Processing Systems, 41(2), 2005.