45nm low-power embedded pseudo-SRAM with ECC-based auto-adjusted self-refresh scheme

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 2517-2520

  Pyo, Suk Soo ^a,b   Lee, Cheol Ha ^b   Kim, Gyun Hong ^b   Choi, Kyu Myung ^b   Jun, Young Hyun ^b   Kong, Bai Sun ^a  

^a Sungkyunkwan University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

Embedded memory; Error correction code (ECC); Low power; Pseudo SRAM; Self refresh

Indexed keywords

EMBEDDED MEMORY; ERROR CORRECTION CODE (ECC); LOW POWER; PSEUDO-SRAM; SELF-REFRESH;

DATA COMMUNICATION EQUIPMENT; DATA REDUCTION; ELECTRIC POWER UTILIZATION; STATIC RANDOM ACCESS STORAGE;

ERROR CORRECTION;

EID: 70350173853     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2009.5118313     Document Type: Conference Paper

References (6)

1. J. Kim, M. C. Papaefthymios, "Block-based multi-period refresh for energy efficient dynamic memory," 14th Annual IEEE Inter. ASIC/SOC Conference Proceedings. pp. 193-197, 2001.
2. T. Janik, E. Liau, H. Lorenz, M. Menke, E. Plaettner, J. Scheden, H. Seitz, and E. Vega-Ordonez, "A 1.8V p(seudo)SRAM using standard 140nm DRAM technology with self adapting clocked standby operation," E inter. Symp. on Circuits and Systems Proceedings, pp. 193-197, 2001.
3. C. C. Wang, Y. L. Tseng, and C.-C Chiu, "A temperature-insensitive self-recharging circuitry used in DRAMs," Very Large Scale Integration (VLSI) Systems. IEEE Trans on. vol. 13, no. 3, pp. 405-408, March. 2005.
4. T. Nagai, M. Wada, H. Iwai, M. Kaku, A. Suzuki, T. Takai, N. Itoga, T. Miyazaki, H. Takenaka, T. Hojo, and S. Miyano, "A 65nm low-power embedded DRAM with extended data-retention sleep mode," ISSCC Dig. Tech. Papers, pp. 567-576, Feb. 2006.
5. J. H. Ahn, B. H. Jeong, S. H. Kim, S. H. Chu, S. K. Cho, H. J. Lee, M. H. Kim, S. I. Park, S. W. Shin, J. H. Lee, B. S. Han, J. K. Hong, P. B. Moran, and Y. T. Kim, "Adaptive Self Refresh Scheme for Battery Operated High-Density Mobile DRAM Applications," Solid-State Circuits Conference. ASSCC. IEEE Asian. pp. 319-322, Nov. 2006.
6. T. H. Tsai, C. L. Chen, and C. L. Lee "Power-saving nano-scale DRAMs with an adaptive refreshing clock generator," Circuits and Systems. ISCAS IEEE. pp. 612-615, May. 2008.