Associative memory for nearest-hamming-distance search based on frequency mapping

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 6, 2012, Pages 1448-1459

  Mattausch, Hans Jürgen ^a   Imafuku, Wataru ^a   Kawabata, Akio ^a   Ansari, Tania ^a   Yasuda, Masahiro ^a   Koide, Tetsushi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

Associative memory; CMOS; frequency mapping; Hamming distance; process variation; reliability; word parallel search

Indexed keywords

ASSOCIATIVE MEMORIES; CMOS; FREQUENCY MAPPING; PROCESS VARIATION; WORD-PARALLEL SEARCH;

ASSOCIATIVE PROCESSING; ASSOCIATIVE STORAGE; CMOS INTEGRATED CIRCUITS; LARGE SCALE SYSTEMS; MAPPING; MEMORY ARCHITECTURE; RELIABILITY; RELIABILITY ANALYSIS; STATIC RANDOM ACCESS STORAGE;

HAMMING DISTANCE;

EID: 84861757829     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2190191     Document Type: Article

References (15)

1. C. M. Bishop, Pattern Recognition and Machine Learning. New York: Springer, 2007.
2. G. Valiente, Combinatorial Pattern Matching Algorithms in Computational Biology. Boca Raton, FL: CRC Press, 2009.
3. M. Yagi and T. Shibata, "An image representation algorithm compatiblewith neural-associative-processor-based hardware recognition systems," IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 1144-1161, 2003.
4. A. Ahmadi, H. J. Mattausch, M. A. Abedin, T. Koide, Y. Shirakawa, andM. A. Ritonga, "Developing a reliable learningmodel for cognitive classification tasks using an associative memory," in IEEE Symp. Computational Intelligence in Image and Signal Processing (CIISP'2007), Apr. 2007, pp. 214-219. (Pubitemid 47431586)
5. M. Ikeda and K. Asada, "Time-domain minimum-distance detector and its application to low power coding scheme on chip interface," in Proc. 24th Eur. Solid-State Circuits Conf. (ESSCIRC'98), Sep. 1998, pp. 464-467.
6. H. J. Mattausch, T. Gyohten, Y. Soda, and T. Koide, "Compact associative- memory architecture with fully-parallel search capability for the minimumhamming distance," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 218-227, Feb. 2002. (Pubitemid 34278437)
7. Y. Oike, M. Ikeda, and K. Asada, "A high-speed and low-voltage associative co-processor with exact hamming/manhattan-distance estimation using word-parallel and hierarchical search architecture," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1383-1387, Aug. 2004.
8. S. Nakahara and T. Kawata, "A design for a minimum Hamming-distance search using asynchronous digital techniques," IEEE J. Solid- State Circuits, vol. 40, no. 1, pp. 276-285, Jan. 2005. (Pubitemid 40099937)
9. H. J. Mattausch, W. Imafuku, T. Ansari, A. Kawabata, and T. Koide, "Low-power word-parallel nearest-hamming-distance search circuit based on frequency mapping," in Proc. 36th Eur. Solid-State Circuits Conf. (ESSCIRC'2010), Sep. 2010, pp. 538-541.
10. C. H. Huang, J. S. Wang, and Y. C. Huang, "Design of high-performance CMOS priority encoders and incrementers/decrementers using multilevel lookahead and multilevel folding techniques," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 63-76, Jan. 2002.
11. H. Noda, K. Inoue, M. Kuroiwa, F. Igaue, K. Yamamoto, H. J. Mattausch, T. Koide, A. Amo, A. Hachisuka, S. Soeda, F. Morishita, K. Dosaka, K. Arimoto, and T. Yoshihara, "A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 245-253, Jan. 2005.
12. D. E. Muller and W. S. Bartky, "A theory o asynchronous circuits," in Proc. Int. Symp. Switching, Part 1, Harvard Univ. Press, 1959, pp. 204-243.
13. H. J. Mattausch, M. Yasuda, A. Kawabata, W. Imafuku, and T. Koide, "A 381 fs/bit, 51.7 nW/bit nearest hamming-distance search circuit in 65 nm CMOS," in Proc. 2011 Symp. VLSI Circuits Dig., Jun. 2011, pp. 192-193.
14. H. J. Mattausch, N. Sadachika, A. Yumisaki, A. Kaya, W. Imafuku, K. Johguchi, T. Koide, and M. Miura-Mattausch, "Correlating microscopic and macroscopic variation with surface-potential compact model," IEEE Electron Device Lett., vol. 30, pp. 873-875, Aug. 2009.
15. M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, K. Machida, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM2: Advanced MOSFET model valid for RF-circuit simulation," IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 1994-2007, Sep. 2006.