-
1
-
-
84968470212
-
An algorithm for machine calculation of complex fourier series
-
Apr.
-
J. W. Cooley and J. Tukey, "An algorithm for machine calculation of complex fourier series," Math. Comput., vol. 19, pp. 297-301, Apr. 1965.
-
(1965)
Math. Comput.
, vol.19
, pp. 297-301
-
-
Cooley, J.W.1
Tukey, J.2
-
3
-
-
0022700957
-
Implementation of 'split-radix' FFT algorithms for complex, real, and real-symmetric data
-
P. Duhamel, "Implementation of split-radix FFT algorithms for complex, real, and real-symmetric data," IEEE Trans. Acoust., Speech, Signal Process., vol. 34, no. 2, pp. 285-295, Apr. 1986. (Pubitemid 16576060)
-
(1986)
IEEE Transactions on Acoustics, Speech, and Signal Processing
, vol.ASSP-34
, Issue.2
, pp. 285-295
-
-
Duhamel Pierre1
-
4
-
-
0029710702
-
A new approach to pipeline FFT processor
-
S. He and M. Torkelson, "A new approach to pipeline FFT processor," in Proc. of IPPS, 1996, pp. 766-770.
-
(1996)
Proc. of IPPS
, pp. 766-770
-
-
He, S.1
Torkelson, M.2
-
6
-
-
0021422119
-
Pipeline and parallel-pipeline FFT processors for VLSI implementation
-
May
-
E. H. Wold and A. M. Despain, "Pipeline and parallel-pipeline FFT processors for VLSI implementation," IEEE Trans. Comput., vol. C-33, no. 5, pp. 414-426, May 1984.
-
(1984)
IEEE Trans. Comput.
, vol.C-33
, Issue.5
, pp. 414-426
-
-
Wold, E.H.1
Despain, A.M.2
-
7
-
-
0016115184
-
Fourier transfom using CORDIC iterations
-
Oct.
-
A. M. Despain, "Fourier transfom using CORDIC iterations," IEEE Trans. Comput., vol. C-233, no. 10, pp. 993-1001, Oct. 1974.
-
(1974)
IEEE Trans. Comput.
, vol.C-233
, Issue.10
, pp. 993-1001
-
-
Despain, A.M.1
-
8
-
-
0021505222
-
A radix-4 delay commutator for fast Fourier transform processor implementation
-
Oct.
-
E. E. Swartzlander, W. K. W. Young, and S. J. Joseph, "A radix-4 delay commutator for fast Fourier transform processor implementation," IEEE J. Solid-State Circuits, vol. SC-19, no. 5, pp. 702-709, Oct. 1984.
-
(1984)
IEEE J. Solid-State Circuits
, vol.SC-19
, Issue.5
, pp. 702-709
-
-
Swartzlander, E.E.1
Young, W.K.W.2
Joseph, S.J.3
-
9
-
-
0003558191
-
A radix-8 wafer scale FFT processor
-
May
-
E. E. Swartzlander, V. K. Jain, and H. Hikawa, "A radix-8 wafer scale FFT processor," J. VLSI Signal Process., vol. 4, no. 2/3, pp. 165-176, May 1992.
-
(1992)
J. VLSI Signal Process.
, vol.4
, Issue.2-3
, pp. 165-176
-
-
Swartzlander, E.E.1
Jain, V.K.2
Hikawa, H.3
-
10
-
-
0024915503
-
Pipelined FFT processor for word-sequential data
-
DOI 10.1109/29.45545
-
G. Bi and E. V. Jones, "A pipelined FFT processor for word-sequential data," IEEE Trans. Acoust., Speech, Signal Process., vol. 37, no. 12, pp. 1982-1985, Dec. 1989. (Pubitemid 20642710)
-
(1989)
IEEE Transactions on Acoustics, Speech, and Signal Processing
, vol.37
, Issue.12
, pp. 1982-1985
-
-
Bi Guoan1
Jones, E.V.2
-
11
-
-
23744502006
-
A 1-GS/s FFT/IFFT processor for UWB applications
-
Aug.
-
Y. W. Lin, H. Y. Liu, and C. Y. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, Aug. 2005.
-
(2005)
IEEE J. Solid-State Circuits
, vol.40
, Issue.8
, pp. 1726-1735
-
-
Lin, Y.W.1
Liu, H.Y.2
Lee, C.Y.3
-
12
-
-
34547281198
-
A high-speed, low-complexity radix-2 FFT processor for MB-OFDM UWB systems
-
1693684, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings
-
J. Lee, H. Lee, S. I. Cho, and S. S. Choi, "A High-Speed two parallel radix-FFT/IFFT processor for MB-OFDM UWB systems," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 4719-4722. (Pubitemid 47132610)
-
(2006)
Proceedings - IEEE International Symposium on Circuits and Systems
, pp. 4719-4722
-
-
Lee, J.1
Lee, H.2
Cho, S.-I.3
Choi, S.-S.4
-
13
-
-
84947909299
-
A parallel FFT architecture for FPGAs
-
Field-Programmable Logic and Applications
-
J. Palmer and B. Nelson, "A parallel FFT architecture for FPGAs," Lecture Notes Comput. Sci., vol. 3203, pp. 948-953, 2004. (Pubitemid 39210579)
-
(2004)
Lecture Notes in Computer Science
, Issue.3203
, pp. 948-953
-
-
Palmer, J.1
Nelson, B.2
-
14
-
-
51749119681
-
A high-speed four parallel radix-FFT/IFFT processor for UWB applications
-
M. Shin and H. Lee, "A high-speed four parallel radix-FFT/IFFT processor for UWB applications," in Proc. IEEE ISCAS, 2008, pp. 960-963.
-
(2008)
Proc. IEEE ISCAS
, pp. 960-963
-
-
Shin, M.1
Lee, H.2
-
15
-
-
80054859095
-
-
Ph.D. dissertation Dept. Signal, Syst., Radiocommun., Univ. Politecnica Madrid, Madrid, Spain
-
M. Garrido, "Efficient hardware architectures for the computation of the FFT and other related signal processing algorithms in real time," Ph.D. dissertation, Dept. Signal, Syst., Radiocommun., Univ. Politecnica Madrid, Madrid, Spain, 2009.
-
(2009)
Efficient Hardware Architectures for the Computation of the FFT and Other Related Signal Processing Algorithms in Real Time
-
-
Garrido, M.1
-
16
-
-
0026707183
-
Synthesis of control circuits in folded pipelined DSP architectures
-
Jan.
-
K. K. Parhi, C. Y. Wang, and A. P. Brown, "Synthesis of control circuits in folded pipelined DSP architectures," IEEE J. Solid-State Circuits, vol. 27, no. 1, pp. 29-43, Jan. 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, Issue.1
, pp. 29-43
-
-
Parhi, K.K.1
Wang, C.Y.2
Brown, A.P.3
-
17
-
-
0026897642
-
Systematic synthesis of DSP data format converters using lifetime analysis and forward-backward register allocation
-
Jul.
-
K. K. Parhi, "Systematic synthesis of DSP data format converters using lifetime analysis and forward-backward register allocation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 39, no. 7, pp. 423-440, Jul. 1992.
-
(1992)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.39
, Issue.7
, pp. 423-440
-
-
Parhi, K.K.1
-
18
-
-
0028446057
-
Calculation of minimum number of registers in arbitrary life time chart
-
Jun.
-
K. K. Parhi, "Calculation of minimum number of registers in arbitrary life time chart," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 41, no. 6, pp. 434-436, Jun. 1995.
-
(1995)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.41
, Issue.6
, pp. 434-436
-
-
Parhi, K.K.1
-
19
-
-
27844612559
-
TDCS, OFDM, and MC-CDMA: A brief tutorial
-
Sep.
-
D. Sinha and A. H. Tewfik, "TDCS, OFDM, and MC-CDMA: A brief tutorial," IEEE Commun.Mag., vol. 43, no. 9, pp. S11-S16, Sep. 2005.
-
(2005)
IEEE Commun.Mag.
, vol.43
, Issue.9
-
-
Sinha, D.1
Tewfik, A.H.2
-
20
-
-
0027659197
-
Signal modeling techniques in speech recognition
-
Sep.
-
J. W. Picone, "Signal modeling techniques in speech recognition," Proc. IEEE, vol. 81, no. 9, pp. 1215-1247, Sep. 1993.
-
(1993)
Proc. IEEE
, vol.81
, Issue.9
, pp. 1215-1247
-
-
Picone, J.W.1
-
21
-
-
61849132749
-
A real-time maximum likelihood heart-rate estimator for wearable textile sensors
-
M. H. Cheng, L. C. Chen, Y. C. Hung, and C. M. Yang, "A real-time maximum likelihood heart-rate estimator for wearable textile sensors," in Proc. IEEE 30th Annu. Int. Conf. EMBS, 2008, pp. 254-257.
-
(2008)
Proc. IEEE 30th Annu. Int. Conf. EMBS
, pp. 254-257
-
-
Cheng, M.H.1
Chen, L.C.2
Hung, Y.C.3
Yang, C.M.4
-
22
-
-
77951019433
-
Seizure prediction using costsensitive support vector machine
-
T. Netoff, Y. Park, and K. K. Parhi, "Seizure prediction using costsensitive support vector machine," in Annu. Int. Conf. EMBS, 2009, pp. 3322-3325.
-
(2009)
Annu. Int. Conf. EMBS
, pp. 3322-3325
-
-
Netoff, T.1
Park, Y.2
Parhi, K.K.3
-
23
-
-
0024124720
-
A novel radix-2 pipeline architecture for the computation of the DFT
-
R. Storn, "A novel radix-2 pipeline architecture for the computation of the DFT," in Proc. IEEE ISCAS, 1988, pp. 1899-1902.
-
(1988)
Proc. IEEE ISCAS
, pp. 1899-1902
-
-
Storn, R.1
-
24
-
-
0025218189
-
New FFT structures based on the Bruun algorithm
-
DOI 10.1109/29.45572
-
Y. Wu, "New FFT structures based on the Bruun algorithm," IEEE Trans. Acoust., Speech Signal Process., vol. 38, no. 1, pp. 188-191, Jan. 1990. (Pubitemid 20665402)
-
(1990)
IEEE Transactions on Acoustics, Speech, and Signal Processing
, vol.38
, Issue.1
, pp. 188-191
-
-
Wu Yuhang1
-
25
-
-
0033115642
-
Radix-2 decimation in frequency algorithm for the computation of he real-valued FFT
-
Apr.
-
B. R. Sekhar and K. M. M. Prabhu, "Radix-2 decimation in frequency algorithm for the computation of he real-valued FFT," IEEE Trans. Signal Process., vol. 47, no. 4, pp. 1181-1184, Apr. 1999.
-
(1999)
IEEE Trans. Signal Process.
, vol.47
, Issue.4
, pp. 1181-1184
-
-
Sekhar, B.R.1
Prabhu, K.M.M.2
-
27
-
-
79951696294
-
A pipelined FFT architecture for real-valued signals
-
Dec.
-
M. Garrido, K. K. Parhi, and J. Grajal, "A pipelined FFT architecture for real-valued signals," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 12, pp. 2634-2643, Dec. 2009.
-
(2009)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.56
, Issue.12
, pp. 2634-2643
-
-
Garrido, M.1
Parhi, K.K.2
Grajal, J.3
-
28
-
-
0032217939
-
Designing pipeline FFT processor for OFDM (de)modulation
-
S. He andM. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," in Proc. Int. Symp. Signals, Syst., 1998, pp. 257-262.
-
(1998)
Proc. Int. Symp. Signals, Syst.
, pp. 257-262
-
-
He, S.1
Torkelson, M.2
-
30
-
-
0029267885
-
High-level DSP synthesis using concurrent transformations, scheduling, and allocation
-
Mar
-
C. Wang and K. K. Parhi, "High-level DSP synthesis using concurrent transformations, scheduling, and allocation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, no. 3, pp. 274-295, Mar 1995.
-
(1995)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.14
, Issue.3
, pp. 274-295
-
-
Wang, C.1
Parhi, K.K.2
-
31
-
-
0032296807
-
ILP-based cost-optimal DSP synthesis with module selection and data format conversion
-
PII S1063821098072138
-
K. Ito, L. E. Lucke, and K. K. Parhi, "ILP-based cost-optimal DSP synthesis with module selection and data format conversion," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 4, pp. 582-594, Dec. 1998. (Pubitemid 128745522)
-
(1998)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.6
, Issue.4
, pp. 582-594
-
-
Ito, K.1
Lucke, L.E.2
Parhi, K.K.3
-
32
-
-
0025385726
-
Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms
-
DOI 10.1109/5.52215
-
H. De Man, F. Catthoor, G. Goossens, J. Vanhoof, J. Van Meerbergen, and J. Huisken, "Architecture driven synthesis techniques for VLSI implementation of DSP algorithms," Proc. IEEE, vol. 78, no. 2, pp. 319-335, Feb. 1990. (Pubitemid 20702277)
-
(1990)
Proceedings of the IEEE
, vol.78
, Issue.2
, pp. 319-335
-
-
De Man Hugo1
Catthoor Francky2
Goossens Gert3
Vanhoof Jan4
Van Meerbergen, J.L.5
Note Stefaan6
Huisken Jos, A.7
-
33
-
-
0026172137
-
Fast prototyping of datapath-intensive architectures
-
DOI 10.1109/54.82037
-
J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of data-path intensive architectures," IEEE Design Test, vol. 8, no. 2, pp. 40-51, Jun. 1991. (Pubitemid 21661565)
-
(1991)
IEEE Design and Test of Computers
, vol.8
, Issue.2
, pp. 40-51
-
-
Rabaey, J.M.1
Chu, C.2
Hoang, P.3
Potkonjak, M.4
-
34
-
-
0032117669
-
Exhaustive scheduling and retiming of digital signal processing systems
-
PII S1057713098050587
-
T. C. Denk and K. K. Parhi, "Exhaustive scheduling and retiming of digital signal processing systems," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, pp. 821-838, Jul. 1998. (Pubitemid 128745963)
-
(1998)
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
, vol.45
, Issue.7
, pp. 821-838
-
-
Denk, T.C.1
Parhi, K.K.2
-
35
-
-
79957983574
-
Parallel-Pipelined radix-FFT architecture for real valued signals
-
M. Ayinala and K. K. Parhi, "Parallel-Pipelined radix-FFT architecture for real valued signals," in Proc. Asilomar Conf. Signals, Syst. Comput., 2010, pp. 1274-1278.
-
(2010)
Proc. Asilomar Conf. Signals, Syst. Comput.
, pp. 1274-1278
-
-
Ayinala, M.1
Parhi, K.K.2
|