Parallel-pipelined radix-22 FFT architecture for real valued signals

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn , Issue , 2010, Pages 1274-1278

  Ayinala, Manohar ^a   Parhi, Keshab K ^a  

^a University of Minnesota   (United States)

Author keywords

FFT; Folding; Parallel Processing; Pipelining; radix 22; Real Signals

Indexed keywords

FFT; FOLDING; PARALLEL PROCESSING; RADIX 2; REAL SIGNALS;

PARALLEL ARCHITECTURES; PIPELINE PROCESSING SYSTEMS; REDUNDANCY;

FAST FOURIER TRANSFORMS;

EID: 79957983574     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.2010.5757736     Document Type: Conference Paper

References (12)

1. D. Sinha, A. H. Tewfik, "TDCS, OFDM, and MC-CDMA: a brief tutorial," IEEE Commun. Mag., vol. 43, no. 9, pp. S11-S16, Sept. 2005
2. J. W. Picone, "Signal modeling techniques in speech recognition," Proceedings of the IEEE, vol. 81, no. 9, pp. 1215-1247, 1993
3. M. H. Cheng, L. C. Chen, Y. C. Hung, C. M. Yang, "A real-time maximum likelihood heart-rate estimator for wearable textile sensors," in Proc. IEEE 30th Ann. Int. Conf. EMBS, Aug. 2008, pp. 254-257.
4. T. Netoff, Yun Park, K. K. Parhi, "Seizure prediction using cost-sensitive support vector machine," Ann. Int. Conf. EMBS 2009, pp. 3322-3325.
5. M. Garrido, K. K. Parhi, J. Grajal, "A pipelined FFT architecture for real-valued signals," IEEE Trans. Cir. Sys. I, Reg. Papers, vol. 56, no. 12, pp. 2634-2643, Dec. 2009.
6. S. He and M. Torkelson, "A new approach to pipeline FFT processor," Proc. of IPPS, 1996, pp. 766-770.
7. S. He and M. Torkelson, "Design and Implementation of 1024-point pipeline FFT processor," in Proc. Custom Integr. Circuits Conf., SantaClara, CA, May 1998, pp. 131-134.
8. C. Cheng and K. K. Parhi, "High-throughput VLSI architecture for FFT computation," IEEE Trans. Circuits and Systems.II, Exp. Briefs, vol. 54, no. 10, pp. 863-867, Oct. 2007
9. Earl E. Swartzlander, Jr., "Systolic FFT Processors:A Personal Perspective," Journal of Signal Processing Systems, vol. 53, November 2008, pp. 3-14.
10. B. R. Sekhar, and K. M. M. Prabhu, "Radix-2 decimation in frequency algorithm for the computation of he real-valued FFT," IEEE Trans, Signal Process., vol. 47, no. 4, pp. 1181-1184, Apr. 1999
11. W. W. Smith and J. M. Smith, Handbook of Real-Time Fast Fourier Transforms, :Wiley-IEEE Press, 1995
12. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. Hoboken, NJ: Wiley, 1999.