ILP-based cost-optimal DSP synthesis with module selection and data format conversion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 582-594

  Ito, Kazuhito ^b   Lucke, Lori E ^c   Parhi, Keshab K ^a,c  

^a IEEE

^b SAITAMA UNIVERSITY   (Japan)

^c University of Minnesota   (United States)

Author keywords

Data format conversion; High level synthesis; Integer linear programming; Module selection; Time constrained scheduling

Indexed keywords

ALGORITHMS; DATA FLOW ANALYSIS; INTEGER PROGRAMMING;

DATA FORMAT CONVERSION;

DATA PROCESSING;

EID: 0032296807     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736132     Document Type: Article

References (45)

1. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Comput., vol. C-36, pp. 24-35, Jan. 1987.
2. M. C. McFarland, A. C. Parker, and R. Camposano, "The high-level synthesis of digital systems," Proc. IEEE, vol. 78, pp. 301-318, Feb. 1990.
3. M. Renfors and Y. Neuvo, "The maximum sampling rate of digital filters under hardware speed constraints," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 196-202, Mar. 1981.
4. K. K. Parhi and D. G. Messerschmitt, "Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding," IEEE Trans. Comput., vol. 40, pp. 178-195, Feb. 1991.
5. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-completeness. San Francisco, CA: W. H. Freeman, 1979.
6. C. H. Papadmitriou and K. Steiglitz, Combinatorial Optimization: Algorithm and Complexity. Englewood Cliffs, NJ: Prentice Hall, 1982.
7. N. Park and A. C. Parker, "Sehwa: A software package for synthesis of pipelines from behavioral specifications," IEEE Trans. Computer-Aided Design, vol. 7, Mar. 1988.
8. F. Catthoor and H. J. De Man, "Application-specific architectural methodologies for high-throughput digital signal and image processing," IEEE Trans. Acoust., Speech, and Signal Processing, vol. ASSP-38, pp. 339-349, Feb. 1990.
9. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of asic's," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
10. S. M. Heemstra de Groot, S. H. Gerez, and O. E. Herrmann, "Range-chart-guided iterative data-flow graph scheduling," IEEE Trans. Circuits Syst. I, vol. 39, pp. 351-364, May 1992.
11. C.-Y. Wang and K. K. Parhi, "Resource constrained loop list scheduler for DSP algorithms," Journal of VLSI Signal Processing, Special issue of VLSI Design Methodologies for Digital Signal Processing Systems, vol. 11, pp. 75-96, Oct. 1995.
12. T. A. Ly and J. T. Mowchenko, "Applying simulated evolution to high level synthesis," IEEE Trans. Computer-Aided Design, vol. 12, pp. 389-409, Mar. 1993.
13. J. M. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of datapath-intensive architectures," IEEE Design Test Comput., vol. 8, pp. 40-51, June 1991.
14. B. S. Haroun and M. I. Elmasry, "Architectural synthesis for DSP silicon compilers," IEEE Trans. Computer-Aided Design, vol. 8, pp. 431-447, Apr. 1989.
15. D. Y. Chao and D. Y. Wang, "Iteration bounds of single-rate data flow graphs for concurrent processing," IEEE Trans. Circuits Syst. I, vol. 40, pp. 629-634, Sept. 1993.
16. G. Goossens, J. Rabaey, J. Vandewalle, and H. J. De Man, "An efficient microcode compiler for application specific DSP processors," IEEE Trans. Computer-Aided Design, vol. 9, pp. 925-937, June 1990.
17. P. Lippens et al., "Phideo: A silicon compiler for high speed algorithms," in Proc. European Conf. on Design Automation (EDAC'91), Amsterdam, The Netherlands, Feb. 1994, pp. 436-441.
18. C.-Y. Wang and K. K. Parhi, "High-level DSP synthesis using concurrent transformations, scheduling and allocation," IEEE Trans. Computer-Aided Design, vol. 14, pp. 274-295, Mar. 1995.
19. C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu, "A formal approach to the scheduling problem in high level synthesis," IEEE Trans. Computer-Aided Design, vol. 10, pp. 464-475, Apr. 1991.
20. C. H. Gebotys and M. I. Elmasry, "Optimal synthesis of high-performance architectures," IEEE J. Solid-State Circuits, vol. 27, pp. 389-397, Mar. 1992.
21. C. H. Gebotys, "Synthesis of throughput-optimized multichip architectures," in Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1993, pp. 5.2.1-5.2.4.
22. C. H. Gebotys and R. J. Gebotys, "Optimal mapping of DSP applications to architectures," in Proc. 26th Hawaii Int. Conf. System Sciences, 1993, pp. 116-123.
23. C. H. Gebotys and M. I. Elmasry, "Global optimization approach for architecture synthesis," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1266-1278, Sept. 1993.
24. C. H. Gebotys, "Synthesizing embedded speed-optimized architectures," IEEE J. Solid-State Circuits, vol. 28, pp. 242-252, Mar. 1993.
25. C.-T. Hwang and Y.-C. Hsu, "Zone scheduling," IEEE Trans. Computer-Aided Design, vol. 12, pp. 926-934, July 1993.
26. A. Bachmann, M. Schöbinger, and L. Thiele, "Synthesis methods for domain specific multiprocessor systems including memory design," in VLSI Signal Processing, VI, 1993, pp. 417-425.
27. L. E. Lucke and K. K. Parhi, "Generalized ILP scheduling and allocation for high-level DSP synthesis," in Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1993, pp. 5.4.1-5.4.4.
28. K. Ito, L. E. Lucke, and K. K. Parhi, "Module selection and data format conversion for cost-optimal DSP synthesis," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1994, pp. 322-329.
29. C. E. Leiserson et al., "Optimizing synchronous circuitry by retiming," in Proc. 3rd Caltech Conf. VLSI, Pasadena, CA, Mar. 1983, pp. 87-116.
30. J. Jump and S. Ahuja, "Effective pipelining of digital systems," IEEE Trans. Comput., vol. C-27, pp. 855-865, Sept. 1978.
31. M. Ishikawa and G. D. Micheli, "A module selection algorithm for high-level synthesis," in Proc. IEEE Int. Symp. Circuits Syst., Singapore, June 1991, pp. 1777-1780.
32. J. Rabaey and M. Potkonjak, "Resource driven synthesis in the HYPER system," in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 2592-2595.
33. A. H. Timmer and J. A. G. Jess, "Execution interval analysis under resource constraints," in Proc. IEEE Int. Conf. Computer-Aided Design, 1993, pp. 454-459.
34. F. J. Hill and G. R. Peterson, Digital Systems: Hardware Organization and Design, 2nd ed. New York: Wiley, 1978.
35. K. K. Parhi, "A systematic approach for design of digit-serial processing architectures," IEEE Trans. Circuits Syst., vol. 38, pp. 358-375, Apr. 1991.
36. F. Catthoor, J. Rabaey, G. Goossens, J. L. Van Meerbergen, R. Jain, H. J. De Man, and J. Vandewalle, "Architectural strategies for an application-specific synchronous multiprocessor environment," IEEE Trans. Acoust., Speech, and Signal Processing, vol. ASSP-36, no. 2, pp. 265-284, Feb. 1988.
37. H. De Man, J. Rabaey, P. Six, and L. Claesen, "Cathedral-II: A silicon compiler for digital signal processing," IEEE Design & Test, vol. 3, pp. 13-25, Dec. 1986.
38. L. E. Lucke and K. K. Parhi, "Data-flow transformations for critical path reduction in high-level DSP synthesis," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1063-1068, July 1993.
39. E. F. Girczyz, "Loop winding - A data flow approach to functional pipelining," in Proc. IEEE Int. Symp. Circuits Syst., Philadelphia, PA, May 1987, pp. 382-385.
40. D. A. Schwartz and T. P. Barnwell, III, "Cyclo-static solutions: Optimal multiprocessor realizations of recursive algorithms," VLSI Signal Processing II, 1986.
41. P. R. Gelabert and T. P. Barnwell, III, "Optimal automatic periodic multiprocessor scheduler for fully specified flow graphs," IEEE Trans. Signal Processing, vol. 41, pp. 858-888, Feb. 1993.
42. J.-G. Chung and K. K. Parhi, "Pipelining of lattice IIR digital filters," IEEE Trans. Signal Processing, vol. 42, pp. 751-761, Apr. 1994.
43. A. Brooke, D. Kendrick, and A. Meeraus, GAMS: A User's Guide, Release 2.25. San Francisco, CA: The Scientific Press, 1992.
44. C. M. XXX Jr., Mathematical Programming: An Introduction to the Design and Application of Optimal Decision Machines. New York: Wiley, 1970.
45. K. Ito and K. K. Parhi, "A generalized technique for register counting and its application to cost-optimal DSP architecture synthesis," vol. 16, no. 1, pp. 57-72, May 1997.