The ISPD-2012 discrete cell sizing Contest and benchmark suite

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2012, Pages 161-164

  Ozdal, Muhammet Mustafa ^a   Amin, Chirayu ^a   Ayupov, Andrey ^a   Burns, Steven ^a   Wilke, Gustavo ^a   Zhuo, Cheng ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Benchmarks; Circuit optimization; Gate sizing; Physical Design

Indexed keywords

BENCHMARK SUITES; BENCHMARKS; CIRCUIT OPTIMIZATION; DISCRETE CELLS; EVALUATION METRICS; GATE SIZING; PHYSICAL DESIGN; STANDARD CELL; TIMING CONSTRAINTS; TIMING MODELS; VOLTAGE ASSIGNMENT;

ELECTRIC BATTERIES; GATES (TRANSISTOR); TIMING CIRCUITS;

DESIGN;

EID: 84860237262     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2160916.2160950     Document Type: Conference Paper

References (10)

1. M. R. C. M. Berkelaar and J. A. G. Jess. Gate sizing in MOS digital circuits with linear programming. In Proc. of DATE, pages 217-221, 1990.
2. C. P. Chen, C. C.-N. Chu, and D. F. Wong. Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation. IEEE Trans. on Computer-Aided Design, 18(7):1014-1025, July 1999.
3. D. Chinnery and K. Keutzer. Linear programming for sizing, vth and vdd assignment. In Proc. of ISLPED, pages 149-154, 2005. (Pubitemid 41731645)
4. H. Chou, Y.-H. Wang, and C. C.-P. Chen. Fast and effective gate sizing with multiple-Vt assignment using generalized Lagrangian relaxation. In Proc. of ASPDAC, pages 381-386, 2005.
5. M. M. Ozdal, S. Burns, and J. Hu. Gate sizing and device technology selection algorithms for high-performance industrial designs. In Proc. of ICCAD, Nov. 2011.
6. M. Rahman, H. Tennakoon, and C. Sechen. Power reduction via near-optimal library-based cell-size selection. In Proc. of DATE, 2011.
7. H. Ren and S. Dutt. A network-flow based cell sizing algorithm. In Workshop Notes, Int'l Workshop on Logic Synthesis, 2008.
8. S. Roy, W. Chen, C. C.-P. Chen, and Y. H. Hu. Numerically convex forms and their application in gate sizing. IEEE Trans. on Computer-Aided Design, 26(9):1637-1647, Sept. 2007. (Pubitemid 47330106)
9. H. Tennakoon and C. Sechen. Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step. In Proc. of ICCAD, pages 395-402, 2002.
10. J. Wang, D. Das, and H. Zhou. Gate sizing by Lagrangian relaxation revisited. IEEE Trans. on Computer-Aided Design, 28(7):1071-1084, July 2009.