메뉴 건너뛰기




Volumn , Issue , 2011, Pages 867-870

Power reduction via near-optimal library-based cell-size selection

Author keywords

delay modelling; discrete cell size selection; parallelism; power delay optimization

Indexed keywords

BRANCH-AND-BOUND ALGORITHMS; CELL-SIZE; DELAY MODELLING; DISCRETE CELL-SIZE SELECTION; DYNAMIC POWER; DYNAMIC POWER REDUCTION; GLOBAL MINIMIZATION; INDUSTRIAL DESIGN; LEAKAGE POWER; PARALLELISM; POWER REDUCTIONS; POWER-DELAY OPTIMIZATION; SIZE SELECTION; STANDARD CELL; TRANSISTOR SIZE;

EID: 79957562268     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (17)

References (8)
  • 1
    • 0028484853 scopus 로고
    • Strongly NP-hard Discrete Gate-sizing Problems
    • August
    • W. N. Li, "Strongly NP-hard Discrete Gate-sizing Problems", IEEE Trans. on Comp.-Aid. Des., vol. 13, no. 8, pp. 1045-1051, August 1994.
    • (1994) IEEE Trans. on Comp.-Aid. Des. , vol.13 , Issue.8 , pp. 1045-1051
    • Li, W.N.1
  • 2
    • 0025546581 scopus 로고
    • Delay and Area Optimization in Standard-Cell Design
    • June
    • S. Lin, M. Marek-Sadowska, and E. S. Kuh, "Delay and Area Optimization in Standard-Cell Design," Proc. DAC, p. 349, June 1990.
    • (1990) Proc. DAC , pp. 349
    • Lin, S.1    Marek-Sadowska, M.2    Kuh, E.S.3
  • 3
    • 0031335168 scopus 로고    scopus 로고
    • Gate Sizing for Constrained Delay/Power/Area Optimization
    • Dec.
    • O. Coudert, "Gate Sizing for Constrained Delay/Power/Area Optimization," IEEE Trans. VLSI, vol. 5, no. 4, pp. 465-472, Dec. 1997.
    • (1997) IEEE Trans. VLSI , vol.5 , Issue.4 , pp. 465-472
    • Coudert, O.1
  • 4
    • 0029264123 scopus 로고
    • Timing and area optimization for standard-cell VLSI circuit design
    • March
    • W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "Timing and area optimization for standard-cell VLSI circuit design." IEEE Trans. on Comp.-Aided Design, vol. 14, no. 3, pp. 308-320, March 1995.
    • (1995) IEEE Trans. on Comp.-Aided Design , vol.14 , Issue.3 , pp. 308-320
    • Chuang, W.1    Sapatnekar, S.S.2    Hajj, I.N.3
  • 5
    • 77955191978 scopus 로고    scopus 로고
    • Gate Sizing for Cell Library-Based Designs
    • June
    • S. Hu, M. Ketkar, and J. Hu, "Gate Sizing for Cell Library-Based Designs," IEEE Trans. CAD, vol. 28, no. 6, pp. 818-825, June 2009.
    • (2009) IEEE Trans. CAD , vol.28 , Issue.6 , pp. 818-825
    • Hu, S.1    Ketkar, M.2    Hu, J.3
  • 8
    • 0032685389 scopus 로고    scopus 로고
    • Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation
    • C. P. Chen, C. C. N. Chu, and D.F. Wong, "Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation," IEEE Trans. CAD, vol. 18, no. 7, p. 1014, 1999.
    • (1999) IEEE Trans. CAD , vol.18 , Issue.7 , pp. 1014
    • Chen, C.P.1    Chu, C.C.N.2    Wong, D.F.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.