Synthesis of reversible circuits with minimal lines for large functions

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2012, Pages 85-92

  Soeken, Mathias ^a   Wille, Robert ^a   Hilken, Christoph ^a   Przigoda, Nils ^a   Drechsler, Rolf ^a,b  

^a UNIVERSITY OF BREMEN   (Germany)

^b GERMAN RESEARCH CENTER FOR ARTIFICIAL INTELLIGENCE DFKI   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC SYNTHESIS; CIRCUIT LINE; EMERGING TECHNOLOGIES; FUNCTION REPRESENTATIONS; LOW-POWER DESIGN; MULTIPLE VALUED DECISION DIAGRAMS; QUANTUM COSTS; RESEARCH PROBLEMS; REVERSIBLE CIRCUITS; SYNTHESIS METHOD; TRUTH TABLES;

COMPUTATIONAL LINGUISTICS; QUANTUM COMPUTERS;

COMPUTER AIDED DESIGN;

EID: 84859970262     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2012.6165069     Document Type: Conference Paper

References (19)

1. M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum Information. New York, NY, USA: Cambridge University Press, Oct. 2000.
2. R. Landauer, "Irreversibility and Heat Generation in the Computing Process," IBM Journal of Research and Development, vol. 5, no. 3, pp. 183-191, July 1961.
3. C. H. Bennett, "Logical Reversibility of Computation," IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532, Nov. 1973.
4. V. Shende, A. Prasad, I. Markov, and J. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 22, no. 6, pp. 710 - 722, June 2003.
5. D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Design Automation Conference. ACM, June 2003, pp. 318-323.
6. K. Fazel, M. Thornton, and J. Rice, "ESOP-based Toffoli Gate Cascade Generation," in IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing. IEEE, Aug. 2007, pp. 206-209.
7. R. Wille and R. Drechsler, "BDD-based synthesis of reversible logic for large functions," in Design Automation Conference. ACM, July 2009, pp. 270-275.
8. R. Wille, O. Keszöcze, and R. Drechsler, "Determining the Minimal Number of Lines for Large Reversible Circuits," in Design, Automation and Test in Europe. IEEE Computer Society, Mar. 2011, pp. 1204-1207.
9. R. Wille, M. Soeken, and R. Drechsler, "Reducing the number of lines in reversible circuits," in Design Automation Conference. ACM, June 2010, pp. 647-652.
10. D. M. Miller and M. A. Thornton, "QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits," in Int'l Symp. on Multiple-Valued Logic. IEEE Computer Society, May 2006, pp. 30-30.
11. T. Toffoli, "Reversible computing," in Automata, Languages and Programming, ser. Lecture Notes in Computer Science, J.W. de Bakker and J. van Leeuwen, Eds., vol. 85. Springer, July 1980, pp. 632-644.
12. E. Fredkin and T. Toffoli, "Conservative logic," Int'l Journal of Theoretical Physics, vol. 21, no. 3, pp. 219-253, Apr. 1982.
13. A. Peres, "Reversible logic and quantum computers," Phys. Rev. A, vol. 32, no. 6, pp. 3266-3276, Dec. 1985.
14. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," Phys. Rev. A, vol. 52, no. 5, pp. 3457-3467, Nov. 1995.
15. D. Maslov, G. W. Dueck, D. M. Miller, and C. Negrevergne, "Quantum Circuit Simplification and Level Compaction," IEEE Trans. on CAD, vol. 27, no. 3, pp. 436-444, Mar. 2008.
16. M. Soeken, S. Frehse, R. Wille, and R. Drechsler, "RevKit: A Toolkit for Reversible Circuit Design," in Workshop on Reversible Computation, July 2010, pp. 69-72, RevKit is available at www.revkit.org.
17. R.Wille, D. Große, L. Teuber, G.W. Dueck, and R. Drechsler, "RevLib: An Online Resource for Reversible Functions and Reversible Circuits," in Int'l Symp. on Multiple-Valued Logic. IEEE Computer Society, May 2008, pp. 220-225.
18. D. M. Miller, R. Wille, and R. Drechsler, "Reducing reversible circuit cost by adding lines," in Int'l Symp. on Multiple-Valued Logic, May 2010, pp. 217-222.
19. R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. on Computers, vol. C-35, no. 8, Aug. 1986.