Determining the minimal number of lines for large reversible circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 1204-1207

  Wille, Robert ^a   Keszöcze, Oliver ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT LINE; EFFICIENT COMPUTATION; EXACT APPROACH; LOW-POWER DESIGN; OPTIMAL CIRCUIT; QUANTUM COMPUTATION; RESEARCH AREAS; REVERSIBLE CIRCUITS; REVERSIBLE LOGIC; RUNTIMES; UPPER BOUND; WORST CASE;

COMPUTATIONAL LINGUISTICS; DESIGN; QUANTUM COMPUTERS;

HEURISTIC METHODS;

EID: 79957555773     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge Univ. Press, 2000.
2. C. H. Bennett, "Logical reversibility of computation," IBM J. Res. Dev, vol. 17, no. 6, pp. 525-532, 1973.
3. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 22, no. 6, pp. 710-722, 2003.
4. D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Design Automation Conf., 2003, pp. 318-323.
5. P. Gupta, A. Agrawal, and N. K. Jha, "An algorithm for synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 25, no. 11, pp. 2317-2330, 2006.
6. R. Wille and R. Drechsler, "BDD-based synthesis of reversible logic for large functions," in Design Automation Conf., 2009, pp. 270-275.
7. R. Wille, S. Offermann, and R. Drechsler, "SyReC: A programming language for synthesis of reversible circuits," in Forum on Specification and Design Languages, 2010.
8. D. Maslov and G. W. Dueck, "Reversible cascades with minimal garbage," IEEE Trans. on CAD, vol. 23, no. 11, pp. 1497-1509, 2004.
9. R. Wille, M. Soeken, and R. Drechsler, "Reducing the number of lines in reversible circuits," in Design Automation Conf., 2010, pp. 647-652.
10. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, 1984.
11. M. Soeken, S. Frehse, R. Wille, and R. Drechsler, "RevKit: A toolkit for reversible circuit design," in Workshop on Reversible Computation, 2010, RevKit is available at http://www.revkit.org.