An 8-bit current-steering digital to analog converter

AEU - International Journal of Electronics and Communications

Volumn 66, Issue 5, 2012, Pages 433-437

  Yi, Shu Chung ^a  

^a NATIONAL CHANGHUA UNIVERSITY OF EDUCATION   (Taiwan)

Author keywords

CMOS digital integrated circuits; Current mirrors; DAC; Digital analog conversion

Indexed keywords

CHIP AREAS; CMOS DIGITAL INTEGRATED CIRCUITS; CMOS PROCESSS; CORE SIZE; CURRENT MIRRORS; CURRENT STEERING; CURRENT STEERING DIGITAL-TO-ANALOG CONVERTERS; DAC; DIGITAL-ANALOG CONVERSION; DIGITAL-TO-ANALOG CONVERTERS; PORTABLE DEVICE; SAMPLE RATE; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; MIRRORS;

DIGITAL TO ANALOG CONVERSION;

EID: 84858698032     PISSN: 14348411     EISSN: 16180399     Source Type: Journal    
DOI: 10.1016/j.aeue.2011.10.003     Document Type: Article

References (14)

1. 2 CMOS DAC IEEE Journal of Solid-State Circuits 36 July (7) 2001 1144 1147 (Pubitemid 32732804)
2. A.R. Bugeja, and B.-S. Song A self trimming 14-b 100-MS/s CMOS DAC IEEE Journal of Solid-State Circuits 35 December (12) 2000 1841 1852 (Pubitemid 32138754)
3. J. Deveugele, and M.S.J. Steyaert A 10-bit 250-MS/s binary-weighted current steering DAC IEEE Journal of Solid-State Circuits 41 February (2) 2006 320 329 (Pubitemid 43172549)
4. G.A.M. Van der Plas, J. Vandenbussche, W. Sansen, M.S.J. Steyaert, and G.G.E. Gielen A 14-bit intrinsic accuracy Q2 random walk CMOS DAC IEEE Journal of Solid-State Circuits 34 December (12) 2000 1708 1718 (Pubitemid 32211353)
5. A. Van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, and W. Sansen A 10-bit 1 GSample/s Nyquist current-steering CMOS D/A converter IEEE Journal of Solid-State Circuits 36 March (3) 2001 315 324 (Pubitemid 32302971)
6. W. Chen, J. Bauwelinck, P. Ossieur, X.-Z. Qiu, and J. Vandewege A current-steering DAC architecture with novel switching scheme for GPON burst-mode laser drivers IEICE Transactions on Electronics E90-C 4 2007 877 884 (Pubitemid 46600125)
7. C.-Y. Chena Current-mode digital-to-analog converter designed in hybrid architecture International Journal of Electronics 95 2008 361 369
8. 2 IEEE Journal of Solid-State Circuits 33 December (12) 1998 1948 1958 (Pubitemid 128568593)
9. R. van de Plassche CMOS integrated analog-to-digital and digital-to-analog converters 2nd edition 2003 Kluwer Academic Publishers
10. Y. Zhou, and J. Yuan An 8-Bit 100-MHz CMOS linear interpolation DAC IEEE Journal of Solid-State Circuits 38 October (10) 2003 1758 1761
11. S. Sarkar, R.S. Prasad, S.K. Dey, V. Belde, and S. Banerjee An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture IEEE International Symposium on Circuits and Systems 2008, May 149 152
12. J. Savoj, A. Abbasfar, A. Amirkhany, M. Jeeradit, and B.W. Garlepp A 12-GS/s phase-calibrated CMOS digital-to-analog converter for backplane communications IEEE Journal of Solid-State Circuits 43 May (5) 2008 1107 1126
13. Y. Zhou, and J. Yuan An 8-bit 100-MHz low glitch interpolation DAC IEEE International Symposium on Circuits and Systems 2001, May 116 119
14. http://www.analog.com/static/imported-files/tutorials/MT-003.pdf.