An 8-Bit, 100-MHz low glitch interpolation DAC

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 116-119

  Zhou, Yijun ^a   Yuan, Jiren ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG RECONSTRUCTION FILTERS; CLOCK RATE; CURRENT STEERING; DIGITAL CMOS; DIGITAL-TO-ANALOG CONVERTERS; LINEAR INTERPOLATION; LINEAR INTERPOLATOR; VOLTAGE-CONTROLLED DELAY LINES;

CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION;

INTERPOLATION;

EID: 40749112288     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922184     Document Type: Conference Paper

References (9)

1. P. Hendriks, "Specifying communications DACs", IEEE Spectrum, July 1997, Page(s): 58-69
2. J. J Wiken, N. Tan, "A CMOS Digital-to-Analog Converter Chipset for Telecommunication", IEEE Magazine on Circuits and Devices, Sep. 1997, Page(s): 11-16
3. Chi-Hung Lin, K. Bull, "A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, Dec. 1998, Page(s): 1948-1958
4. F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, "A 250-ps time-resolution CMOS multihit time-to-digital converter for nuclear physics experiments", IEEE Transactions on Nuclear Science. Vol. 46, No. 2, April 1999, Page(s): 73-77
5. J. Bastos, A.M. Marques, M.S.J. Steyaert, W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12. Dec. 1998, Page(s): 1959-1969
6. C. Shu-Yuan, W. Chung-Yu, "A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources", IEEE Journal of Solid-State Circuits, Vol. 29. No. 11, Nov. 1994, Page(s): 1374-1380
7. C.A.A. Bastiaansen, D.W.J. Groeneveld, H.J. Schouwenaars, H.A.H. Termeer, "A 10-b 40-MHz 0.8-umCMOS current-output D/A converter", IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, July 1991, Page(s): 917-921
8. Rahkonen, T., Eksyma, H. Repo, H., "A DDS synthesizer with time domain interpolator". Proceedings of ICECS "99, vol.1, Page(s): 327-330
9. Essenwanger, K.A., "Slewer fractional-order-hold: The ideal DAC response for direct digital synthesizers". Frequency Control Symposium, 1998. Page(s): 379-389