An 8-Bit 100-MHz CMOS Linear Interpolation DAC

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 10, 2003, Pages 1758-1761

  Zhou, Yijun ^a   Yuan, Jiren ^b  

^a INSTITUTE FOR INFOCOMM RESEARCH   (Singapore)

^b LUND UNIVERSITY   (Sweden)

Author keywords

CMOS integrated circuits; Digital to analog converter (DAC); Filter; Interpolation

Indexed keywords

ATTENUATION; CMOS INTEGRATED CIRCUITS; ELECTRIC DELAY LINES; ELECTRIC POWER SUPPLIES TO APPARATUS; RADIO TRANSMITTERS; SIGNAL FILTERING AND PREDICTION; SIGNAL RECONSTRUCTION; VOLTAGE CONTROL;

SINGLE-CHIP INTEGRATION;

DIGITAL TO ANALOG CONVERSION;

EID: 0141885993     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.817593     Document Type: Article

References (6)

1. A. Rofougaran, G. Chang, J. J. Rael, J. Y.-C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M.-K. Ku, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS - Part I: Architecture and transmitter design," IEEE J. Solid-State Circuits, vol. 33, pp. 515-534, Apr. 1998.
2. Y. Zhou and J. Yuan, "A 10-bit wide-band CMOS direct digital RF amplitude modulator," IEEE J. Solid-State Circuits, vol. 38, pp. 1182-1188, July 2003.
3. K. A. Essenwanger, "Slewer fractional-order-hold: the ideal DAC response for direct digital synthesizers," in Proc. Frequency Control Symp., 1998, pp. 379-389.
4. S. J. Orfanidis, Introduction to Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1996.
5. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
6. D. Mercer and L. Singer, "12-b 125-MSPS CMOS D/A designed for spectral performance," in Proc. Int. Symp. Low Power Electronics and Design, 1996, pp. 243-246.