A 10-bit 250-MS/s binary-weighted current-steering DAC

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 2, 2006, Pages 320-329

  Deveugele, Jurgen ^a,b   Steyaert, Michiel S J ^a,b  

^a IEEE   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Binary weighted; Digital to analog converters; Low power

Indexed keywords

BINARY WEIGHTED; CURRENT-STEERING DIGITAL-TO-ANALOG CONVERTERS (DAC); LOW POWER; SIGNAL FREQUENCY;

BINARY SEQUENCES; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC LOADS; MICROPROCESSOR CHIPS;

ANALOG TO DIGITAL CONVERSION;

EID: 31644449139     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.862342     Document Type: Article

References (11)

1. A. V. den Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 10-bit 1-G sample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
2. M. Borremans, A. V. den Bosch, M. Steyaert, and W. Sansen, "A low power, 10-bit CMOS D/A converter for high speed applications," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2001, pp. 157-160.
3. 2," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.
4. A. Bugeja, B. Song, P. Rakers, and S. Gillig, "A 14-b, 100-MS/s CMOS DAC designed for spectral performance," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1719-1732, Dec. 1999.
5. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
6. J. Deveugele, G. V. der Plas, M. Steyaert, G. Gielen, and W. Sansen, "A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC," IEEE Trans. Circuits Syst. I: Fund. Theory Appl., vol. 51, no. 1, pp. 191-195, Jan. 2004.
7. K. Doris, C. Lin, and A. van Roermund, "Synchronization distortion and spatio-temporal switching in current steering D/A converters," in Proc. IEEE Benelux Workshop on Circuits, Systems and Signal Processing (ProRISC), The Netherlands, Nov. 2000, pp. 259-266.
8. B. Schafferer and R. Adams, "A 3 V CMOS 400 mW 14 b 1.4 GS/s DAC for multi-carrier applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 47, Feb. 2004, pp. 360-361.
9. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200 Ms/s 14 b 97 mW DAC in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 364-365.
10. 2," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1064-1072, Jul. 2004.
11. 2 CMOS DAC," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1144-1147, Jul. 2001.