A 12-GS/s phase-calibrated CMOS digital-to-analog converter for backplane communications

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 5, 2008, Pages 1207-1215

  Savoj, Jafar ^a,b,c   Abbasfar, Aliazam ^a,b   Amirkhany, Amir ^a,b,d   Jeeradit, Metha ^a,b   Garlepp, Bruno W ^a,b,e  

^a IEEE

^b RAMBUS INC   (United States)

^c QUALCOMM INC   (United States)

^d Stanford University   (United States)

^e SiTime Corporation   (United States)

Author keywords

Calibration; Digital x2013; analog conversion; Inductors; Multiplexing; Phase synchronization; Transmitters

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; ENERGY DISSIPATION;

BACKPLANE COMMUNICATIONS; PHASE SYNCHRONIZATION;

DIGITAL TO ANALOG CONVERSION;

EID: 42649087429     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.920319     Document Type: Conference Paper

References (16)

1. J. L. Zerbe Equalization and clock recovery for a 2.5–10-Gb/s 2-PAM/4-PAM backplane transceiver cell IEEE J. Solid-State Circuits 38 12 2121 2130 Dec. 2003
2. A. Amirkhany A. Abbasfar V. Stojanovic M. A. Horowitz Analog multi-tone signaling for high-speed backplane electrical links Proc. IEEE Global Telecommun. Conf. Proc. IEEE Global Telecommun. Conf. 2006-Nov.
3. A. Amirkhany A 24 Gb/s software programmable multi-channel transmitter IEEE Symp. VLSI Circuits Dig. 38 39 IEEE Symp. VLSI Circuits Dig. Kyoto Japan 2007-Jun.
4. D. Baranauskas D. Zelenin A 0.36 W 6b up to 20 GS/s DAC for UWB wave formation IEEE ISSCC Dig. Tech. Papers 580 581 IEEE ISSCC Dig. Tech. Papers 2006-Feb.
5. P. Schvan D. Pollex T. Bellingrath A 22 GS/s 6b DAC with integrated digital ramp generator IEEE ISSCC Dig. Tech. Papers 122 123 IEEE ISSCC Dig. Tech. Papers 2005-Feb.
6. A. Amirkhany A. Abbasfar J. Savoj M. Horowitz Time-variant characterization and compensation of wideband circuits Proc. IEEE CICC 487 490 Sep. 2007
7. C.-K. Lin K. Bult A 10-b, 500-MSample/s CMOS DAC in 0.6 mm $^2$ IEEE J. Solid-State Circuits 33 12 1948 1958 Dec. 1998
8. M. Vadipour Gradient error cancellation and quadratic error reduction in unary and binary D/A converters IEEE Trans. Circuits Syst. II 50 12 1002 1007 Dec. 2003
9. T. Miki An 80-MHz 8-bit CMOS D/A converter IEEE J. Solid-State Circuits SSC-21 6 983 988 Dec. 1986
10. P. G. Drennan M. L. Kniffin D. R. Locascio Implications of proximity effects for analog design Proc. IEEE CICC 169 176 Proc. IEEE CICC 2006-Sep.
11. D. Seo G. H. McAllister A low-spurious low-power 12-bit 160-MS/s DAC in 90-nm CMOS for baseband wireless transmitter IEEE J. Solid-State Circuits 42 3 486 495 Mar. 2007
12. P. Palmers X. Wu M. Steyaert A 130 nm CMOS 6-bit full Nyquist 3 GS/s DAC IEEE A-SSCC Dig. Tech. Papers 348 351 IEEE A-SSCC Dig. Tech. Papers 2007-Nov.
13. W. Schofield D. Mercer L. S. Onge A 16b 400ms/s DAC with $<{-}$80dbc IMD to 300MHz and $<{-}$ 160dBm/Hz noise power spectral density IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers 1 126 482 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers San Francisco CA 2003-Feb.
14. Design of Integrated Circuits For Optical Communications 2002 McGraw-Hill New York
15. S. Galal B. Razavi 10 Gb/s limiting amplifier and laser/modulator driver in 0.18 um CMOS technology IEEE ISSCC Dig. Tech. Papers 188 189 IEEE ISSCC Dig. Tech. Papers 2003-Feb.
16. J. Savoj A. Abbasfar A. Amirkhany B. W. Garlepp M. A. Horowitz A new technique for characterization of digital-to-analog converters in high-speed systems Proc. Design, Autom. & Test Eur. Proc. Design, Autom. & Test Eur. 2007-Apr.