메뉴 건너뛰기




Volumn 99, Issue 26, 2011, Pages

Balanced ternary addition using a gated silicon nanowire

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE IMPLEMENTATIONS; RECTIFYING BEHAVIORS; SILICON NANOWIRES; SINGLE TRANSISTORS; TERNARY ADDITION; TERNARY LOGIC; THREE-VALUED;

EID: 84855645598     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3669536     Document Type: Article
Times cited : (11)

References (14)
  • 1
    • 34248172127 scopus 로고    scopus 로고
    • Semiconductor Industry Association, ed., International SEMATECH, Austin, TX
    • Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2009 ed., International SEMATECH, Austin, TX, 2009.
    • (2009) International Technology Roadmafor Semiconductors, 2009
  • 10


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.