Single-electron-based flexible multivalued logic gates

Applied Physics Letters

Volumn 92, Issue 9, 2008, Pages

  Lee, C K ^a   Kim, S J ^a   Shin, S J ^a   Choi, J B ^a   Takahashi, Y ^b  

^a Chungbuk National University   (South Korea)

^b HOKKAIDO UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; FUNCTION EVALUATION; SWITCHING;

ARITHMETIC CELLS; VOLTAGE TRANSFER;

LOGIC GATES;

EID: 40549102448     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.2888164     Document Type: Article

References (9)

1. D. V. Averin and K. K. Likarev, Single Charge Tunneling, edited by, H. Grabert, and, M. H. Devoret, (Plenum, New York, 1992), p. 311.
2. L. Guo, E. Leobandung, and S. Y. Chou, Science SCIEAS 0036-8075 10.1126/science.275.5300.649 275, 649 (1997).
3. M. Akazawa, K. Kanami, T. Yamada, and Y. Amemiya, IEICE Trans. Electron. IELEEJ 0916-8524 E82-C(9), 1607 (1999).
4. H. Inokawa, A. Fujiwara, and Y. Takahashi, IEEE Trans. Electron Devices IETDAI 0018-9383 10.1109/TED.2002.808421 50, 462 (2003).
5. K. Degawa, T. Aoki, T. Higuchi, H. Inokawa, and Y. Takahashi, IEICE Trans. Electron. IELEEJ 0916-8524 E87-C(11), 1827 (2004).
6. S. Mahapatra and A. M. Ionescu, IEEE Trans. Nanotechnol. ZZZZZZ 1536-125X 4, 705 (2005).
7. Y. Ono, Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara, and K. Murase, IEEE Trans. Electron Devices IETDAI 0018-9383 10.1109/16.817580 47, 147 (2000).
8. K. S. Park, S. J. Kim, I. B. Paik, W. H. Lee, J. S. Kang, Y. B. Jo, S. D. Lee, C. K. Lee, J. B. Choi, J. H. Kim, K. H. Park, W. J. Cho, M. G. Jang, and S. J. Lee, IEEE Trans. Nanotechnol. ZZZZZZ 1536-125X 4, 242 (2005).
9. S. J. Shin, J. J. Lee, R. S. Chung, M. S. Kim, E. S. Park, J. B. Choi, N. S. Kim, K. H. Park, S. D. Lee, N. Kim, and J. H. Kim, Appl. Phys. Lett. APPLAB 0003-6951 10.1063/1.2762289 91, 053114 (2007).