메뉴 건너뛰기




Volumn 27, Issue 1, 2012, Pages 224-234

A new grounding scheme to reduce the electromagnetic emission of smart-power system-on-chips

Author keywords

Application specific ICs (ASICs); Electromagnetic compatibility (EMC); Electromagnetic emission; Front end ICs; Smart power; Substrate coupling; Switching noise; System on chip (SoC)

Indexed keywords

APPLICATION-SPECIFIC ICS (ASICS); ELECTROMAGNETIC EMISSIONS; FRONT END; SMART POWER; SUBSTRATE COUPLING; SWITCHING NOISE; SYSTEM-ON-CHIP;

EID: 83655192798     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2010.2068312     Document Type: Article
Times cited : (6)

References (17)
  • 6
    • 69549101721 scopus 로고    scopus 로고
    • Differential-mode EMI reduction in a multiphase DCM flyback converter
    • Aug.
    • P. Zumel, O. Garcia, J. A. Oliver, and J. A. Cobos, "Differential- mode EMI reduction in a multiphase DCM flyback converter," IEEE Trans. Power Electron., vol. 24, no. 8, pp. 2013-2020, Aug. 2009.
    • (2009) IEEE Trans. Power Electron. , vol.24 , Issue.8 , pp. 2013-2020
    • Zumel, P.1    Garcia, O.2    Oliver, J.A.3    Cobos, J.A.4
  • 7
    • 59749085523 scopus 로고    scopus 로고
    • A study of integration of parasitic cancellation techniques for EMI filter design with discrete components
    • Nov.
    • S. Wang, F. C. Lee, and J. C. van Wyk, "A study of integration of parasitic cancellation techniques for EMI filter design with discrete components," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3094-3102, Nov. 2008.
    • (2008) IEEE Trans. Power Electron. , vol.23 , Issue.6 , pp. 3094-3102
    • Wang, S.1    Lee, F.C.2    Van Wyk, J.C.3
  • 10
    • 33746876661 scopus 로고    scopus 로고
    • Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors
    • DOI 10.1109/TPEL.2007.876895
    • N. Idir, R. Bausiére, and J. J. Franchaud, "Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 849-855, Jul. 2006. (Pubitemid 44194168)
    • (2006) IEEE Transactions on Power Electronics , vol.21 , Issue.4 , pp. 849-855
    • Idir, N.1    Bausiere, R.2    Franchaud, J.J.3
  • 11
    • 48349123271 scopus 로고    scopus 로고
    • Development of an active dv/dt control algorithm for reducing inverter conducted EMI with minimal impact on switching losses
    • Orlando, FL
    • J. D. Kagerbauer and T. M. Jahns, "Development of an active dv/dt control algorithm for reducing inverter conducted EMI with minimal impact on switching losses," in Proc. Power Electron. Spec. Conf., Orlando, FL, 2007, pp. 894-900.
    • (2007) Proc. Power Electron. Spec. Conf. , pp. 894-900
    • Kagerbauer, J.D.1    Jahns, T.M.2
  • 13
    • 0036684625 scopus 로고    scopus 로고
    • Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification
    • Aug.
    • M. van Heijningen, M. Badaroglu, S. Donnay, G. G. E. Gielen, and H. J. De Man, "Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1065-1072, Aug. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.8 , pp. 1065-1072
    • Van Heijningen, M.1    Badaroglu, M.2    Donnay, S.3    Gielen, G.G.E.4    De Man, H.J.5
  • 15
    • 0030110592 scopus 로고    scopus 로고
    • Modeling and analysis of substrate coupling in integrated circuits
    • PII S0018920096024535
    • R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-352, Mar. 1996. (Pubitemid 126546752)
    • (1996) IEEE Journal of Solid-State Circuits , vol.31 , Issue.3 , pp. 344-352
    • Gharpurey, R.1    Meyer, R.G.2
  • 16
    • 56049097436 scopus 로고    scopus 로고
    • Efficient BEM-based substrate network extraction in silicon SoCs
    • Sep.
    • P. S. Crovetti and F. Fiori, "Efficient BEM-based substrate network extraction in silicon SoCs," Microelectronics J., vol. 39, pp. 1774-1784, Sep. 2008.
    • (2008) Microelectronics J. , vol.39 , pp. 1774-1784
    • Crovetti, P.S.1    Fiori, F.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.