OpenPR: An open-source partial-reconfiguration toolkit for xilinx FPGAs

IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum

Volumn , Issue , 2011, Pages 228-235

  Sohanghpurwala, Ali Asgar ^a   Athanas, Peter ^a   Frangieh, Tannous ^a   Wood, Aaron ^b  

^a State University   (United States)

^b Information Sciences Institute East   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASELINE DESIGN; OPEN SOURCES; OPEN-SOURCE; PARTIAL RECONFIGURATION;

DISTRIBUTED PARAMETER NETWORKS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 83455253949     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.146     Document Type: Conference Paper

References (17)

1. S. A. Fahmy, J. Lotze, J. Noguera, L. Doyle, and R. Esser, "Generic Software Framework for Adaptive Applications on FPGAs," in 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines. IEEE, 2009, pp. 55-62. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper. htm?arnumber=5290954
2. M. French, E. Anderson, and D.-I. Kang, "Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration," in 2008 16th International Symposium on Field-Programmable Custom Computing Machines. IEEE, April 2008, pp. 77-86. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/ epic03/wrapper.htm?arnumber=4724891
3. R. Garcia, A. Gordon-Ross, and A. D. George, "Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks," in 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines. IEEE, 2009, pp. 243-246. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5290914
4. J. Castillo, P. Huerta, V. Lopez, and J. Martinez, "A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware," in 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05). IEEE, 2005, pp. 10-10. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/ epic03/wrapper.htm?arnumber=1592492
5. K. Kepa, F. Morgan, K. Kościuszkiewicz, and T. Surmacz, "SeReCon: a Secure Dynamic Partial Reconfiguration Controller," in Symposium on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual, April 2008, pp. 292-297.
6. P. Athanas, J. Bowen, T. Dunham, C. Patterson, J. Rice, M. Shelburne, J. Suris, M. Bucciero, and J. Graf, "Wires on Demand: Run-Time Communication Synthesis for Reconfigurable Computing," 2007 International Conference on Field Programmable Logic and Applications, pp. 513-516, Aug. 2007. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=4380705
7. C. Patterson and S. A. Guccione, "JBits" Design Abstractions," FCCM, 2001. [Online]. Available: http://portal.acm.org/ citation.cfm?id=1058426.1058888
8. T. Gingold, "GHDL," 2010. [Online]. Available: http://ghdl.free.fr/
9. P. Jamieson, K. B. Kent, F. Gharibian, and L. Shannon, Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research. IEEE, 2010. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5474055
10. J. Cong, "RASP," 2004. [Online]. Available: http://cadlab.cs.ucla.edu/software-release/rasp/htdocs/
11. "VPR and T-VPack 5.0.2," 2009. [Online]. Available: http://www.eecg.utoronto.ca/vpr/
12. N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French, "Torc: Towards an Open-Source Tool Flow," in Nineteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 2011.
13. N. J. Steiner, "A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs," Ph.D. dissertation, 2002.
14. C. Lavin, M. Padilla, P. Lundrigan, B. Nelson, and B. Hutchings, "Rapid Prototyping Tools for FPGA Designs: RapidSmith," in The 2010 International Conference on Field-Programmable Technology, 2010, pp. 2-5.
15. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, "Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs," 2006 International Conference on Field Programmable Logic and Applications, pp. 1-6, 2006. [Online]. Available: http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=4100950
16. Xilinx, "Virtex-5 FPGA Configuration User Guide (UG191)," 2008. [Online]. Available: http://www.xilinx.com/support/documentation/user-guides/ ug191.pdf
17. (2001) Castle lichtenstein. [Online]. Available: http://fam-tille.de/ deutschland/sueden/2001-046.html