JBits™ Design Abstractions

Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001

Volumn , Issue , 2001, Pages 251-252

  Patterson, C ^a   Guccione, S A ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; COMPUTERS; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH LEVEL LANGUAGES; INTEGRATED CIRCUIT DESIGN; MAPPING; OPTIMIZATION; SOFTWARE ENGINEERING; SPECIFICATIONS;

CIRCUIT SPECIFICATIONS; CONFIGURATION BITSTREAM; DESIGN ABSTRACTIONS; DEVICE ARCHITECTURES; OPTIMIZATION PROBLEMS; ORDERS OF MAGNITUDE; PHYSICAL-DESIGN TOOLS; PLACEMENT AND ROUTING;

SOFTWARE DESIGN;

EID: 84963935808     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. Xilinx, Inc. JBits SDK, February 2001, http://www.xilinx.com/products/software/jbits/.
2. Steven A. Guccione, Delon Levi and Prasanna Sundararajan. JBits: A Java-based Interface for Reconfigurable Computing. 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD '99), Sept. 1999.
3. Steven A. Guccione and Delon Levi. Run-time parameterizable cores. In Patrick Lysaght, James Irvine, and Reiner W. Hartenstein, editors, Field-Programmable Logic and Applications, pages 215-222. Springer-Verlag, Berlin, August/September 1999. Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, FPL 1999. Lecture Notes in Computer Science 1673.
4. S. Mohan, R. Wittig, S. Kelem and S. Leavesley. The Core Generator Framework. In Fifth Canadian Workshop on Field-Programmable Devices (FPD '98), June 1998.
5. James Hwang, Cameron Patterson, S. Mohan, Eric Dellinger, Sujoy Mitra, and Ralph Wittig. Generating layouts for self-implementing modules. In Reiner W. Hartenstein and Andres Keevallik, editors, Field-Programmable Logic: From FPGAs to Computing Paradigm, pages 525-529. Springer-Verlag, Berlin, August/September 1998. Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, FPL 1998. Lecture Notes in Computer Science 1482.
6. Oskar Mencer, Martin Morf, and Michael J. Flynn. PAM-Blox: High performance FPGA design for adaptive computing. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 167-174, April 1998.
7. Michael Chu, Kolja Sulimma, Nicholas Weaver, Andre DeHon, and John Wawrzynek. Object oriented circuit-generators in Java. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 158-166, April 1998.
8. Peter Bellows and Brad Hutchings. JHDL - an HDL for reconfigurable systems. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 175-184, April 1998.
9. Eric Keller. JRoute: A run-time routing API for FPGA hardware. In José Romlin et al., editor, Parallel and Distributed Processing, pages 874-881. Springer-Verlag, Berlin, May 2000. 7th Reconfigurable Architectures Workshop (RAW 2000), May 1-5, 2000. Lecture Notes in Computer Science 1800.