-
4
-
-
0029536659
-
Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits
-
Dec
-
S. Kajihara, I. Pomeranz, K. Kinoshita and S. M. Reddy, Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits, IEEE TCAD, Dec. 1995, pp. 1496-1504
-
(1995)
IEEE TCAD
, pp. 1496-1504
-
-
Kajihara, S.1
Pomeranz, I.2
Kinoshita, K.3
Reddy, S.M.4
-
5
-
-
0032320384
-
Test set compaction algorithms for combinational circuits
-
I. Hamazaoglu and J. H. Patel, Test Set Compaction Algorithms for Combinational Circuits, in Proc. ICCAD-98, pp. 283-289
-
Proc. ICCAD-98
, pp. 283-289
-
-
Hamazaoglu, I.1
Patel, J.H.2
-
6
-
-
84895163431
-
A design for testability scheme to reduce test application time in full scan
-
D. K. Pradhan and J. Saxena, A Design for Testability Scheme to Reduce Test Application Time in Full Scan, in Proc. VTS-92, pp. 55-60
-
Proc. VTS-92
, pp. 55-60
-
-
Pradhan, D.K.1
Saxena, J.2
-
7
-
-
0026962995
-
An algorithm to reduce test application time in full scan designs
-
S. Y. Lee and K. K. Saluja, An Algorithm to Reduce Test Application Time in Full Scan Designs, in Proc. 1992 ICCAD-92, pp. 17-20
-
Proc. 1992 ICCAD-92
, pp. 17-20
-
-
Lee, S.Y.1
Saluja, K.K.2
-
8
-
-
0029377622
-
Test application time reduction for sequential circuits with scan
-
Sept
-
S. Y. Lee and K. K. Saluja, Test Application Time Reduction for Sequential Circuits with Scan, IEEE TCAD, Sept. 1995, pp. 1128-1140
-
(1995)
IEEE TCAD
, pp. 1128-1140
-
-
Lee, S.Y.1
Saluja, K.K.2
-
9
-
-
0034478053
-
Simulation based test generation for scan designs
-
I. Pomeranz and S. M. Reddy, Simulation Based Test Generation for Scan Designs, in Proc. ICCAD-00, pp. 544-549
-
Proc. ICCAD-00
, pp. 544-549
-
-
Pomeranz, I.1
Reddy, S.M.2
-
10
-
-
0027678357
-
Parity-scan design to reduce the cost of test application
-
Oct
-
H. Fujiwara and A. Yamamoto, Parity-Scan Design to Reduce the Cost of Test Application, IEEE TCAD, Oct. 1993, pp. 1604-1611
-
(1993)
IEEE TCAD
, pp. 1604-1611
-
-
Fujiwara, H.1
Yamamoto, A.2
-
11
-
-
0026741375
-
Selected length partial scan: A method to reduce vector length
-
S. P. Morley and R. A. Martlett, Selected Length Partial Scan: A Method to Reduce Vector Length, in Proc. ITC-91, pp. 385-392
-
Proc. ITC-91
, pp. 385-392
-
-
Morley, S.P.1
Martlett, R.A.2
-
12
-
-
0026985092
-
Overall consideration of scan design and test generation
-
P.-C. Chen, B.-D. Liu and J.-F. Wang, Overall Consideration of Scan Design and Test Generation, in Proc. ICCAD-92, pp. 9-12
-
Proc. ICCAD-92
, pp. 9-12
-
-
Chen, P.-C.1
Liu, B.-D.2
Wang, J.-F.3
-
13
-
-
0002527716
-
Reduced scan shift: A new testing method for sequential circuits
-
Y. Higami, S. Kajihara and K. Kinoshita, Reduced Scan Shift: A New Testing method for Sequential Circuits, in Proc. ITC-94, pp. 624-630
-
Proc. ITC-94
, pp. 624-630
-
-
Higami, Y.1
Kajihara, S.2
Kinoshita, K.3
-
15
-
-
0027883903
-
A serial scan test vector compression methodology
-
C. Su and K. Hwang, A Serial Scan Test Vector Compression Methodology, in Proc. ITC-93, pp. 981-988
-
Proc. ITC-93
, pp. 981-988
-
-
Su, C.1
Hwang, K.2
-
16
-
-
0035680669
-
On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
-
I. Pomeranz and S. M. Reddy, On Improving the Stuck-at Fault Coverage of Functional Test Sequences by Using Limited-Scan Operations, in Proc. ITC-01, pp. 211-220
-
Proc. ITC-01
, pp. 211-220
-
-
Pomeranz, I.1
Reddy, S.M.2
-
17
-
-
85023371811
-
An effective test generation system for sequential circuits
-
R. Marlett, An Effective Test Generation System for Sequential Circuits, in Proc. DAC-86, pp. 250-256
-
Proc. DAC-86
, pp. 250-256
-
-
Marlett, R.1
-
18
-
-
0024646172
-
Gentest: An automatic test generation system for sequential circuits
-
April
-
W-T. Cheng and T. J. Chakraborty, Gentest: An Automatic Test Generation System for Sequential Circuits, IEEE Computer, April 1989, pp. 43-49
-
(1989)
IEEE Computer
, pp. 43-49
-
-
Cheng, W.-T.1
Chakraborty, T.J.2
-
19
-
-
0024891277
-
Fast test generation for sequential circuits
-
T. P. Kelsey and K. K. Saluja, Fast Test Generation for Sequential Circuits, in Proc. ICCAD-89, pp. 354-357
-
Proc. ICCAD-89
, pp. 354-357
-
-
Kelsey, T.P.1
Saluja, K.K.2
-
20
-
-
0027072656
-
HITEC: A test generation package for sequential circuits
-
T. Niermann and J. H. Patel, HITEC: A Test Generation Package for Sequential Circuits, in Proc. EDAC-91, pp. 214-218
-
Proc. EDAC-91
, pp. 214-218
-
-
Niermann, T.1
Patel, J.H.2
-
21
-
-
0033328173
-
Techniques for improving the efficiency of sequential circuit test generation
-
X. Lin, I. Pomeranz and S. M. Reddy, Techniques for Improving the Efficiency of Sequential Circuit Test Generation, in Proc. ICCAD-99, pp. 147-151
-
Proc. ICCAD-99
, pp. 147-151
-
-
Lin, X.1
Pomeranz, I.2
Reddy, S.M.3
-
22
-
-
0029696990
-
On static compaction of test sequences for synchronous sequential circuits
-
I. Pomeranz and S. M. Reddy, On Static Compaction of Test Sequences for Synchronous Sequential Circuits, in Proc. DAC-96, pp. 215-220
-
Proc. DAC-96
, pp. 215-220
-
-
Pomeranz, I.1
Reddy, S.M.2
-
23
-
-
0031353137
-
Vector restoration based static compaction of test sequences for synchronous sequential circuits
-
I. Pomeranz and S. M. Reddy, Vector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits, in Proc. ICCD-97, pp. 360-365
-
Proc. ICCD-97
, pp. 360-365
-
-
Pomeranz, I.1
Reddy, S.M.2
-
24
-
-
0032306487
-
Static compaction using overlapped restoration and segment pruning
-
S. K. Bommu, S. T. Chakradhar and K. B. Doreswamy, Static Compaction Using Overlapped Restoration and Segment Pruning, in Proc. ICCAD-98, pp. 140-146
-
Proc. ICCAD-98
, pp. 140-146
-
-
Bommu, S.K.1
Chakradhar, S.T.2
Doreswamy, K.B.3
-
25
-
-
0030646024
-
New static compaction techniques of test sequences for sequential circuits
-
F. Corno, P. Prinetto, M. Rebaudengo and M. Sonza Reorda, New Static Compaction Techniques of Test Sequences for Sequential Circuits, in Proc. ED&TC-97, pp. 37-43
-
Proc. ED&TC-97
, pp. 37-43
-
-
Corno, F.1
Prinetto, P.2
Rebaudengo, M.3
Sonza Reorda, M.4
-
26
-
-
0036608458
-
Test compaction for at-speed testing of scan circuits based on non-scan test sequences and removal of transfer sequences
-
June
-
I. Pomeranz and S. M. Reddy, Test Compaction for At-Speed Testing of Scan Circuits Based on Non-Scan Test Sequences and Removal of Transfer Sequences, IEEE TCAD, June 2002, pp. 706-714
-
(2002)
IEEE TCAD
, pp. 706-714
-
-
Pomeranz, I.1
Reddy, S.M.2
|