Low-power successive approximation converter with 0.5 v supply in 90 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 11, 2007, Pages 2348-2356

  Gambini, Simone ^a   Rabaey, Jan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog to digital conversion; Charge leakage; CMOS; Digital calibration; Low power; Low voltage; Subthreshold; successive approximation

Indexed keywords

CHARGE LEAKAGE; CMOS; DIGITAL CALIBRATION; LOW POWER; LOW VOLTAGE; SUBTHRESHOLD; SUCCESSIVE APPROXIMATION;

CALIBRATION; RADIO RECEIVERS; TIME VARYING SYSTEMS; WIRELESS SENSOR NETWORKS;

ANALOG TO DIGITAL CONVERSION;

EID: 51549119208     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.906210     Document Type: Conference Paper

References (10)

1. S. Gambini and J. M. Rabaey, "A 1.5MS/s 6-bit ADC with 0.5V supply," in Proc. Asian Solid State Circuits Conf., Hangzhou, China, Nov. 2006, pp. 47-50.
2. P. Kinget and M. J. S. Steayert, Analog VLSI Integration of Massive Parallel Signal Processing Systems. Norwell, MA: Kluwer, 1997.
3. M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultra-low-energy ADC for smart-dust," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, Jul. 2003.
4. G. G. Giustolisi et al., "Low-voltage, low-power voltage reference based on subthreshold MOSFETs," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 151-154, Jan. 2003.
5. H. Banba et al., "A CMOS bandgap reference circuit with sub-1V operation," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670-674, May 1999.
6. D. Gambini, "Design of low voltage analog-to-digital converter in deep-submicron CMOS," Master's thesis, Elect. Eng. Comput. Sci. Dept., Univ. of California, Berkeley, 2007.
7. J. Sauerbrey and R. Thewes, "A 0.5 V, 1 -W, successive approximation ADC," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1261-1265, Jul. 2003.
8. S. Mortezapour and E. K. F. Lee, "A 1 V, 8-bit successive approximation ADC in standard CMOS process," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 642-646, Apr. 2000.
9. G. Van Der Plass et al., "0.16 pJ/conversion-step 2.5 mW 1.25 GS/s 4b ADC in a 90 nm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, Feb. 2006, p. 310.
10. A. Nikoozadeh and B. Murmann, "An analysis of latch comparator offset due to load capacitor mismatch," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006.