Design and evaluation of low latency interconnection networks for real-time many-core embedded systems

Computers and Electrical Engineering

Volumn 37, Issue 6, 2011, Pages 958-972

  Sibai, Fadi N ^a  

^a R and D Center   (Saudi Arabia)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE DISTANCE; BISECTION BANDWIDTH; CRITICAL LINKS; LOW DIAMETERS; LOW LATENCY; LOW-LATENCY NETWORKS; MANY-CORE; ON-CHIP INTERCONNECTION NETWORK; REAL TIME; SHARING NETWORK; WORST CASE;

ASYNCHRONOUS SEQUENTIAL LOGIC; COSTS; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; ROUTERS; WIRELESS SENSOR NETWORKS;

REAL TIME SYSTEMS;

EID: 82655181790     PISSN: 00457906     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.compeleceng.2011.08.008     Document Type: Article

References (27)

1. Asanovic K, Bodik R, Catanzaro B, Gebis Joseph J, Husbands P, Keutzer K, et al. The landscape of parallel computing research: a view from Berkeley, University of California at Berkeley Technical Report No. UCB/EECS-2006-183.
2. L. Benini, and G. DeMicheli Networks on chips 2006 Morgan Kaufman
3. Bijlsma B. Asynchronous network on chip architecture performance analysis, MS Thesis, Department of Electrical Engineering, TU Delft, 2005.
4. Bononi Luciano, Concer Nicola. Simulation and analysis of network on chip architectures: ring, Spidergon and 2D Mesh. In: Proceedings of the Design, Automation and Test in Europe (DATE); 2006.
5. Bourduas S, Zilic Z. A ring/mesh interconnect using hierarchical rings for global routing. First ACM/IEEE Symposium on Networks-on-Chip; 2007.
6. Coppola M, Locatelli R, Maruccia G, Pieralisi L, Scandurra A. Spidergon: a novel on chip communication network. In: Proceedings of the international symposium on system on chip. Tampere, Finland; 2004.
7. Dally W. Enabling technology for on-chip interconnection networks. In: Keynote speech, first ACM/IEEE symposium on networks-on-chip; 2007.
8. W. Dally, and B. Towles Principles and practices of interconnection networks 2003 Morgan Kaufman
9. W. Dally Express cubes: improving the performance of k-ary n-cube interconnection networks IEEE Trans Comput 40 9 1991
10. J. Duato, S. Yalamanchili, and L. Ni Interconnection networks: an engineering approach 1997 IEEE CS Press
11. C. Gomez, F. Gilabert, M. Gomez, P. Lopez, and J. Duato Beyond fat-tree: unidirectional load-balanced multistage interconnection network IEEE Comput Arch Lett 7 2 2008 49 52
12. L. Hammond, B. Nayfeh, and K. Olukotun A single-chip multiprocessor IEEE Comput 30 9 1997
13. Ho Ron, Mai Ken, Kapadia Hema, Horowitz Mark. Interconnect scaling implications for CAD. In: Proceedings of ICCAD; 1999.
14. Intel Teraflops Research Chip. http://www.intel.com/go/terascale.
15. Muralimanohar N, Balasubramonian R. Interconnect design considerations for large NUCA caches. In: Proceedings of international symposium on computer architecture (ISCA); 2007.
16. Peh L, Dally W. A delay model and speculative architecture for pipelined routers. In: Proceedings of seventh international symposium on high-performance computer architecture (HPCA); 2001.
17. Pinto A, Carloni L, Sangiovanni-Vincentelli A. Synthesis of low power NOC topologies under bandwidth constraints. University of California at Berkeley Technical Report No. UCB/EECS-2006-137.
18. F.P. Preparata, and J. Vuillemin The cube-connected-cycles: a versatile network for parallel computation FOCS 1979 140 147 (Pubitemid 10434062)
19. Ravindran G, Stumm M. A performance comparison of hierarchical ring- and mesh-connected multiprocessor networks. In: Proceedings of the third international symposium on high performance computer architectures. San Antonio, TX; 1997.
20. Sibai F. The hyper-ring network: a cost-efficient topology for scalable multicomputers. In: Proceedings of ACM symposium on applied computing. Atlanta; 1998. p. 607-12
21. Sibai F. Resource sharing in networks-on-chip of large many-core embedded systems. In: Proceedings of 38th IEEE international conference on parallel processing workshops. Vienna; 2009.
22. Coppola M. Spidergon: a NoC for future SMP architectures. In: Proceedings of the fourth forum on application-specific MPSoC. France; 2004.
23. M. Coppola, Miltos Grammatikakis, Riccardo Locatelli, Giuseppe Maruccia, and Lorenzo Pieralisi Design of cost-efficient interconnect processing units: Spidergon STNoC 2008 CRC Press
24. DeHon A. ESE680 lecture notes, Day 13. Spring: University of Pennsylvania; 2007. http://www.seas.upenn.edu/~ese534/spring2007/lectures/Day13- 6up.pdf.
25. Mineo C, Davis W. Save your energy: a fast and accurate approach to NoC power estimation. In: Proceedings of 15th international symposium on high-performance computer architecture. Raleigh, NC; 2009.
26. M. Gschwind, H. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki Synergistic processing in cell's multicore architecture IEEE MICRO 26 2 2006
27. Emer J. EV8: the post ultimate alpha. http://research.ac.upc.edu/pact01/ keynotes/emer.pdf.